{"id":"https://openalex.org/W4404482190","doi":"https://doi.org/10.1109/norcas64408.2024.10752451","title":"FPGA-based Resource Efficient High Throughput Object Detection Using Pipelined CNN and Custom SSD","display_name":"FPGA-based Resource Efficient High Throughput Object Detection Using Pipelined CNN and Custom SSD","publication_year":2024,"publication_date":"2024-10-29","ids":{"openalex":"https://openalex.org/W4404482190","doi":"https://doi.org/10.1109/norcas64408.2024.10752451"},"language":"en","primary_location":{"id":"doi:10.1109/norcas64408.2024.10752451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas64408.2024.10752451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061008457","display_name":"Rashed Al Amin","orcid":"https://orcid.org/0000-0001-7237-6240"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rashed Al Amin","raw_affiliation_strings":["University of Siegen,Institute for Embedded Systems,Siegen,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Siegen,Institute for Embedded Systems,Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084195691","display_name":"Roman Obermaisser","orcid":null},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roman Obermaisser","raw_affiliation_strings":["University of Siegen,Institute for Embedded Systems,Siegen,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Siegen,Institute for Embedded Systems,Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206895457"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9115999937057495,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9115999937057495,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8496143817901611},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7831357717514038},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7765761613845825},{"id":"https://openalex.org/keywords/object-detection","display_name":"Object detection","score":0.5934948921203613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5205234289169312},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.49674540758132935},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4551425576210022},{"id":"https://openalex.org/keywords/object","display_name":"Object (grammar)","score":0.43786975741386414},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3844035863876343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3256378173828125},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2570871114730835},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.1973244845867157},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13353222608566284},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13336867094039917}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8496143817901611},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7831357717514038},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7765761613845825},{"id":"https://openalex.org/C2776151529","wikidata":"https://www.wikidata.org/wiki/Q3045304","display_name":"Object detection","level":3,"score":0.5934948921203613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5205234289169312},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.49674540758132935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4551425576210022},{"id":"https://openalex.org/C2781238097","wikidata":"https://www.wikidata.org/wiki/Q175026","display_name":"Object (grammar)","level":2,"score":0.43786975741386414},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3844035863876343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3256378173828125},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2570871114730835},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.1973244845867157},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13353222608566284},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13336867094039917},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norcas64408.2024.10752451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas64408.2024.10752451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.5,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2074043759","https://openalex.org/W2082487009","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Recent":[0],"advancements":[1],"in":[2,36,205,213,216,221,229],"computer":[3],"vision":[4],"(CV)":[5],"research":[6],"have":[7,33,73],"been":[8],"significantly":[9],"accelerated":[10],"by":[11],"integrating":[12],"real-time":[13,51],"object":[14,52,98,123],"detection":[15,53,99,124],"and":[16,47,61,89,110,131,142,165,180,218],"classification":[17,236],"through":[18],"deep":[19],"learning":[20],"techniques.":[21],"Convolutional":[22],"neural":[23],"network":[24],"(CNN)-based":[25],"approaches,":[26],"such":[27],"as":[28,75],"Single-shot":[29],"Multibox":[30],"detectors":[31],"(SSD),":[32],"become":[34],"prevalent":[35],"various":[37],"fields,":[38],"including":[39],"autonomous":[40],"driving,":[41],"facial":[42],"recognition,":[43],"medical":[44],"image":[45,235],"analysis,":[46],"video":[48],"surveillance.":[49],"However,":[50],"using":[54],"CNNs":[55],"typically":[56],"demands":[57],"substantial":[58],"computational":[59],"power":[60],"resources,":[62],"along":[63],"with":[64,169,185,223],"large":[65],"memory":[66,149],"footprints.":[67],"Field":[68],"Programmable":[69],"Gate":[70],"Arrays":[71],"(FPGAs)":[72],"emerged":[74],"a":[76,104,119,128,132,139,159,166,170,202,209,225],"promising":[77],"solution":[78],"for":[79,107,162,189],"DL":[80],"tasks":[81],"due":[82],"to":[83,86,151,232],"their":[84,90],"ability":[85],"be":[87],"reconfigured":[88],"parallel":[91],"processing":[92],"capabilities.":[93],"Despite":[94],"this,":[95],"executing":[96],"DL-based":[97],"on":[100,194],"resource-constrained":[101],"FPGAs":[102],"remains":[103],"significant":[105],"challenge":[106],"hardware":[108,145],"designers":[109],"researchers.":[111],"To":[112],"address":[113],"this":[114,116],"issue,":[115],"paper":[117],"proposes":[118],"resource-efficient,":[120],"high":[121],"throughput":[122,230],"system":[125,137],"that":[126],"employs":[127],"pipelined":[129,144],"CNN":[130],"customized":[133],"SSD.":[134],"The":[135,156],"proposed":[136],"leverages":[138],"hardware-software":[140],"co-design":[141],"fully":[143],"implementation,":[146],"avoiding":[147],"external":[148],"access":[150],"minimize":[152],"FPGA":[153,199],"resource":[154,206],"consumption.":[155],"architecture":[157],"integrates":[158],"VGG-16":[160],"model":[161],"feature":[163],"extraction":[164],"custom":[167],"SSD":[168],"non-maximum":[171],"suppression":[172],"(NMS)":[173],"algorithm,":[174],"which":[175],"eliminates":[176],"partially":[177],"overlapping":[178],"boxes":[179],"selects":[181],"the":[182,186,195],"bounding":[183],"box":[184],"highest":[187],"score":[188],"each":[190],"class.":[191],"Evaluation":[192],"conducted":[193],"Xilinx":[196],"ZCU":[197],"102":[198],"board":[200],"demonstrates":[201],"notable":[203],"reduction":[204,212],"usage,":[207],"achieving":[208],"3.2":[210],"x":[211,220,227],"LUT,":[214],"113x":[215],"DSP,":[217],"19":[219],"BRAM,":[222],"only":[224],"1.28":[226],"trade-off":[228],"compared":[231],"state-of-the-art":[233],"SSD-based":[234],"systems.":[237]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}