{"id":"https://openalex.org/W4388405821","doi":"https://doi.org/10.1109/norcas58970.2023.10305453","title":"Memory Mapped I/O Register Test Case Generator for Large Systems-on-Chip","display_name":"Memory Mapped I/O Register Test Case Generator for Large Systems-on-Chip","publication_year":2023,"publication_date":"2023-10-31","ids":{"openalex":"https://openalex.org/W4388405821","doi":"https://doi.org/10.1109/norcas58970.2023.10305453"},"language":"en","primary_location":{"id":"doi:10.1109/norcas58970.2023.10305453","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/norcas58970.2023.10305453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104193777","display_name":"Roni H\u00e4m\u00e4l\u00e4inen","orcid":null},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Roni H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Tampere University,Unit of Computing Sciences,Tampere,Finland","Unit of Computing Sciences, Tampere University, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University,Unit of Computing Sciences,Tampere,Finland","institution_ids":["https://openalex.org/I166825849"]},{"raw_affiliation_string":"Unit of Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004289843","display_name":"Henri Lunnikivi","orcid":"https://orcid.org/0000-0003-4817-2939"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Henri Lunnikivi","raw_affiliation_strings":["Tampere University,Unit of Computing Sciences,Tampere,Finland","Unit of Computing Sciences, Tampere University, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University,Unit of Computing Sciences,Tampere,Finland","institution_ids":["https://openalex.org/I166825849"]},{"raw_affiliation_string":"Unit of Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Tampere University,Unit of Computing Sciences,Tampere,Finland","Unit of Computing Sciences, Tampere University, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University,Unit of Computing Sciences,Tampere,Finland","institution_ids":["https://openalex.org/I166825849"]},{"raw_affiliation_string":"Unit of Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16136882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8301964998245239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5604236721992493},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5362994074821472},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5357173681259155},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.469869464635849},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45807620882987976},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4484883248806},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4479922950267792},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.430705189704895},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2931165099143982},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18850365281105042},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16792502999305725}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8301964998245239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5604236721992493},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5362994074821472},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5357173681259155},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.469869464635849},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45807620882987976},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4484883248806},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4479922950267792},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.430705189704895},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2931165099143982},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18850365281105042},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16792502999305725},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norcas58970.2023.10305453","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/norcas58970.2023.10305453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:trepo.tuni.fi:10024/207122","is_oa":false,"landing_page_url":"https://trepo.tuni.fi/handle/10024/207122","pdf_url":null,"source":{"id":"https://openalex.org/S7407055260","display_name":"Trepo - Institutional Repository of Tampere University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320328501","display_name":"Business Finland","ror":"https://ror.org/05bgf9v38"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2090242529","https://openalex.org/W2102652875","https://openalex.org/W2154893317","https://openalex.org/W2563480821","https://openalex.org/W2768607776","https://openalex.org/W4206122868","https://openalex.org/W4244080578","https://openalex.org/W4313484901","https://openalex.org/W4316813660"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W2136854845"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2,37],"automated":[3],"testing":[4],"of":[5,9,100],"a":[6,16,31,130,136],"massive":[7],"number":[8],"Memory":[10],"Mapped":[11],"Input/Output":[12],"(MMIO)":[13],"registers":[14,40],"in":[15,146,153,166],"real":[17],"large-scale":[18],"Systems-on-Chip":[19],"(SoC).":[20],"The":[21,35,182],"golden":[22],"reference":[23],"is":[24,86,119,144,152,156],"an":[25,73],"IP-XACT":[26,190],"hardware":[27,53],"description":[28],"that":[29,89,112,155],"includes":[30],"global":[32],"memory":[33,36,75,91,102],"map.":[34],"for":[38,125],"peripheral":[39],"are":[41],"required":[42],"by":[43,107],"software":[44,109,138],"developers":[45,71],"to":[46,68,87,95],"access":[47,113],"the":[48,57,62,69,90,96,101,141,149,163,179],"peripherals":[49],"from":[50,158],"software.However,":[51],"frequent":[52],"changes":[54,63],"occur":[55],"during":[56],"HW":[58,97],"design":[59],"process,":[60],"but":[61],"might":[64],"not":[65],"always":[66],"propagate":[67],"SW":[70],"and":[72,81,122,171,174],"incorrect":[74],"map":[76,92,103],"can":[77,104,185],"cause":[78],"unexpected":[79],"behaviour":[80],"critical":[82],"errors.":[83],"Our":[84],"goal":[85],"ensure":[88],"corresponds":[93],"exactly":[94],"description.The":[98],"correctness":[99],"be":[105,186],"verified":[106],"writing":[108],"test":[110,131,183],"cases":[111],"all":[114],"MMIO-registers.":[115],"Writing":[116],"them":[117],"manually":[118],"time":[120],"consuming":[121],"error":[123],"prone,":[124],"which":[126],"reason":[127],"we":[128],"present":[129],"case":[132],"generator.":[133],"We":[134,160],"use":[135],"Rust-based":[137],"stack,":[139],"where":[140],"generator":[142,150,164,184],"itself":[143],"written":[145],"Rust":[147],"while":[148],"input":[151],"CMSIS-SVD-format":[154],"generated":[157],"IP-XACT.":[159],"have":[161],"used":[162,187],"extensively":[165],"Tampere":[167],"SoC":[168],"Hub":[169],"Ballast":[170],"Headsail":[172],"SoCs":[173],"fixed":[175],"several":[176],"errors":[177],"before":[178],"chips":[180],"manufacturing.":[181],"with":[188],"any":[189],"based":[191],"SoCs.":[192]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}