{"id":"https://openalex.org/W3216272898","doi":"https://doi.org/10.1109/norcas53631.2021.9599868","title":"RTL Delay Prediction Using Neural Networks","display_name":"RTL Delay Prediction Using Neural Networks","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W3216272898","doi":"https://doi.org/10.1109/norcas53631.2021.9599868","mag":"3216272898"},"language":"en","primary_location":{"id":"doi:10.1109/norcas53631.2021.9599868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas53631.2021.9599868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076455352","display_name":"Daniela S\u00e1nchez Lopera","orcid":"https://orcid.org/0000-0001-8750-7696"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Daniela Sanchez Lopera","raw_affiliation_strings":["Infineon Technologies AG, Germany","Technical University of Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015292011","display_name":"Lorenzo Servadei","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]},{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lorenzo Servadei","raw_affiliation_strings":["Infineon Technologies AG, Germany","Technical University of Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032059535","display_name":"Vishwa Priyanka Kasi","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Vishwa Priyanka Kasi","raw_affiliation_strings":["Infineon Technologies AG, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031968154","display_name":"Sebastian Prebeck","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Prebeck","raw_affiliation_strings":["Infineon Technologies AG, Germany","Technical University of Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046956677","display_name":"Wolfgang Ecker","orcid":"https://orcid.org/0000-0002-9362-8096"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]},{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Ecker","raw_affiliation_strings":["Infineon Technologies AG, Germany","Technical University of Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5076455352"],"corresponding_institution_ids":["https://openalex.org/I137594350","https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":2.7634,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90754181,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7834250926971436},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6719643473625183},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6669633984565735},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5305980443954468},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5012714862823486},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4746309518814087},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4737994074821472},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4683700501918793},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4561048150062561},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44525909423828125},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4438546597957611},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.43524083495140076},{"id":"https://openalex.org/keywords/high-level-design","display_name":"High-level design","score":0.4264804422855377},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42223799228668213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3869944214820862},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34387433528900146},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32115453481674194},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3065309226512909},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22026985883712769},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12720057368278503},{"id":"https://openalex.org/keywords/iterative-design","display_name":"Iterative design","score":0.10543438792228699}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7834250926971436},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6719643473625183},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6669633984565735},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5305980443954468},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5012714862823486},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4746309518814087},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4737994074821472},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4683700501918793},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4561048150062561},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44525909423828125},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4438546597957611},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.43524083495140076},{"id":"https://openalex.org/C78246475","wikidata":"https://www.wikidata.org/wiki/Q5754546","display_name":"High-level design","level":4,"score":0.4264804422855377},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42223799228668213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3869944214820862},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34387433528900146},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32115453481674194},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3065309226512909},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22026985883712769},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12720057368278503},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.10543438792228699},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.0},{"id":"https://openalex.org/C17409809","wikidata":"https://www.wikidata.org/wiki/Q161764","display_name":"Geochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norcas53631.2021.9599868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas53631.2021.9599868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W295894637","https://openalex.org/W1555168845","https://openalex.org/W1772066859","https://openalex.org/W1970195165","https://openalex.org/W2033732617","https://openalex.org/W2088115909","https://openalex.org/W2096757770","https://openalex.org/W2106411961","https://openalex.org/W2113207845","https://openalex.org/W2115047803","https://openalex.org/W2135040451","https://openalex.org/W2155819203","https://openalex.org/W2554037413","https://openalex.org/W2589570483","https://openalex.org/W2896457183","https://openalex.org/W3169517138","https://openalex.org/W3174010073","https://openalex.org/W4235667440","https://openalex.org/W4245249450","https://openalex.org/W6610517080","https://openalex.org/W6658946779","https://openalex.org/W6676179485","https://openalex.org/W6677088747","https://openalex.org/W6679833965","https://openalex.org/W6734036336","https://openalex.org/W6755207826"],"related_works":["https://openalex.org/W3168383044","https://openalex.org/W2109697164","https://openalex.org/W4241206086","https://openalex.org/W2123535323","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W3047975009","https://openalex.org/W3021846743","https://openalex.org/W3011831293","https://openalex.org/W2172255834"],"abstract_inverted_index":{"Nowadays,":[0],"the":[1,58,78,161,187,192,206],"digital":[2],"chip":[3],"design":[4,59,65,73,193,207],"flow":[5],"starts":[6],"with":[7,177],"formal":[8],"specifications,":[9],"which":[10],"are":[11,75,83,143],"mapped":[12],"to":[13,38,63,77,98],"Register":[14],"Transfer":[15],"Level":[16],"(RTL)":[17],"models":[18],"using":[19,123,145],"different":[20],"underlying":[21],"implementation":[22],"variants":[23],"and":[24,34,112,140,151,171,181,197],"(micro-)":[25],"architectures.":[26],"By":[27],"doing":[28],"so,":[29],"a":[30,94,118,129],"hardware":[31,131],"designer":[32],"predicts":[33],"resolves":[35],"time-critical":[36],"parts":[37],"achieve":[39],"an":[40,167],"RTL-design":[41],"that":[42,116,160],"intentionally":[43],"meets":[44],"all":[45],"constraints":[46],"after":[47],"synthesis.":[48],"However,":[49],"wrong":[50],"predictions":[51],"can":[52,194,201],"be":[53,195,202],"detected":[54,196],"only":[55],"later":[56],"in":[57,71,156,205],"flow,":[60],"thus":[61],"leading":[62],"long":[64],"iterations.":[66],"Classical":[67],"methods":[68],"estimating":[69],"delay":[70,113,162],"early":[72],"stages":[74],"constrained":[76],"type":[79],"of":[80,125,169,179,191],"components":[81,126],"or":[82],"computationally":[84],"expensive":[85],"for":[86,102,137,148],"larger":[87],"designs.":[88],"In":[89],"this":[90],"paper,":[91],"we":[92,109],"propose":[93],"Machine":[95],"Learning-based":[96],"approach":[97],"estimate":[99],"pin-to-pin":[100],"delays":[101],"RTL":[103],"combinational":[104],"circuits.":[105],"To":[106,115],"gain":[107],"accuracy,":[108],"combine":[110],"slew":[111],"estimation.":[114],"end,":[117],"training":[119],"set":[120],"is":[121,173],"built":[122],"features":[124],"generated":[127],"by":[128],"model-driven":[130],"generator":[132],"framework.":[133],"Ground":[134],"truth":[135],"labels":[136],"delays,":[138],"slews,":[139],"their":[141],"interdependencies":[142],"extracted":[144],"open-source":[146],"tools":[147],"logic":[149],"synthesis":[150,180],"static":[152],"timing":[153,182],"analysis.":[154],"Evaluations":[155],"unseen":[157],"designs":[158],"show":[159],"estimation":[163],"has":[164],"on":[165,186],"average":[166],"accuracy":[168],"87%":[170],"it":[172],"13x":[174],"faster":[175],"compared":[176],"results":[178],"analysis":[183],"tools.":[184],"Based":[185],"estimation,":[188],"critical":[189],"areas":[190],"proper":[198],"microarchitecture":[199],"decisions":[200],"taken":[203],"earlier":[204],"flow.":[208]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}