{"id":"https://openalex.org/W3215762568","doi":"https://doi.org/10.1109/norcas53631.2021.9599861","title":"Unified OpenCL Integration Methodology for FPGA Designs","display_name":"Unified OpenCL Integration Methodology for FPGA Designs","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W3215762568","doi":"https://doi.org/10.1109/norcas53631.2021.9599861","mag":"3215762568"},"language":"en","primary_location":{"id":"doi:10.1109/norcas53631.2021.9599861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas53631.2021.9599861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.1109/NorCAS53631.2021.9599861","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063912417","display_name":"Topi Lepp\u00e4nen","orcid":"https://orcid.org/0000-0001-8795-7435"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Topi Leppanen","raw_affiliation_strings":["Tampere University, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034754301","display_name":"Panagiotis Mousouliotis","orcid":"https://orcid.org/0000-0001-9621-924X"},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Panagiotis Mousouliotis","raw_affiliation_strings":["University of the Peloponnese, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of the Peloponnese, Patras, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074371053","display_name":"\u0393\u03b5\u03ce\u03c1\u03b3\u03b9\u03bf\u03c2 \u039a\u03b5\u03c1\u03b1\u03bc\u03af\u03b4\u03b1\u03c2","orcid":"https://orcid.org/0000-0003-0460-6061"},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Keramidas","raw_affiliation_strings":["University of the Peloponnese, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of the Peloponnese, Patras, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005044811","display_name":"Joonas Multanen","orcid":"https://orcid.org/0000-0003-4438-2031"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Joonas Multanen","raw_affiliation_strings":["Tampere University, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050272735","display_name":"Pekka J\u00e4\u00e4skel\u00e4inen","orcid":"https://orcid.org/0000-0001-5707-8544"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pekka Jaaskelainen","raw_affiliation_strings":["Tampere University, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8704442977905273},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8523650169372559},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7020493149757385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6062462329864502},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.5439581274986267},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5422345995903015},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4921197295188904},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47483330965042114},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.422538161277771},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3669658303260803},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3456374406814575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3266199827194214},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.08883863687515259}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8704442977905273},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8523650169372559},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7020493149757385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6062462329864502},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.5439581274986267},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5422345995903015},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4921197295188904},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47483330965042114},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.422538161277771},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3669658303260803},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3456374406814575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3266199827194214},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.08883863687515259},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/norcas53631.2021.9599861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas53631.2021.9599861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:trepo.tuni.fi:10024/220207","is_oa":false,"landing_page_url":"https://trepo.tuni.fi/handle/10024/220207","pdf_url":null,"source":{"id":"https://openalex.org/S7407055260","display_name":"Trepo - Institutional Repository of Tampere University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference"},{"id":"pmh:oai:zenodo.org:6222324","is_oa":true,"landing_page_url":"https://doi.org/10.1109/NorCAS53631.2021.9599861","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:6222324","is_oa":true,"landing_page_url":"https://doi.org/10.1109/NorCAS53631.2021.9599861","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3956885847","display_name":null,"funder_award_id":"783162","funder_id":"https://openalex.org/F4320327207","funder_display_name":"Electronic Components and Systems for European Leadership"},{"id":"https://openalex.org/G5528799992","display_name":"Systemic analysis of chromatin-regulatory genes in PDAC using advanced in vivo RNAi","funder_award_id":"331344","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5776165158","display_name":"From the cloud to the edge - smart IntegraTion and OPtimization Technologies for highly efficient Image and VIdeo processing Systems","funder_award_id":"783162","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G6853137393","display_name":"Cross-layer cognitive optimization tools & methods for the lifecycle support of dependable CPSoS","funder_award_id":"871738","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1991592471","https://openalex.org/W2042431441","https://openalex.org/W2153185479","https://openalex.org/W2563480821","https://openalex.org/W2800690434","https://openalex.org/W2901123440","https://openalex.org/W2907878377","https://openalex.org/W3103903655","https://openalex.org/W3107900871","https://openalex.org/W4225980915","https://openalex.org/W4246166885","https://openalex.org/W6810680334"],"related_works":["https://openalex.org/W107105315","https://openalex.org/W1584537303","https://openalex.org/W4388155270","https://openalex.org/W4386889851","https://openalex.org/W2133678176","https://openalex.org/W2084341361","https://openalex.org/W2148952300","https://openalex.org/W4375832024","https://openalex.org/W4282964075","https://openalex.org/W4377091993"],"abstract_inverted_index":{"OpenCL":[0,49,68,110,129,151],"is":[1,32,57,132,159,178],"a":[2,43,96,108,116,149],"widely":[3],"adopted":[4],"open":[5,98],"standard":[6],"for":[7,50,101],"general":[8],"purpose":[9],"programming":[10,53],"of":[11,103,139,142,148,155,174],"diverse":[12,51],"heterogeneous":[13,52],"parallel":[14],"platforms":[15,56],"that":[16],"can":[17],"harness":[18],"various":[19,84],"device":[20,62,85],"types":[21,86,141],"such":[22],"as":[23,42],"CPUs,":[24],"DSPs,":[25],"GPUs,":[26],"FPGAs":[27],"and":[28,35,80,157,183],"hardware":[29,119,164,176],"accelerators.":[30],"It":[31],"an":[33],"extensive":[34],"explicit":[36],"low":[37],"level":[38],"API":[39],"serving":[40],"well":[41],"platform":[44],"portability":[45,158],"layer.":[46],"However,":[47],"using":[48],"in":[54,166],"multi-vendor":[55],"not":[58,72,191],"practical":[59],"due":[60],"to":[61,76,107,145,180,190],"vendors":[63],"each":[64],"providing":[65],"their":[66],"own":[67],"implementations":[69],"which":[70],"do":[71],"interoperate":[73],"efficiently,":[74],"leading":[75],"inefficient":[77],"execution":[78,82],"coordination":[79],"collaborative":[81],"between":[83],"from":[87],"different":[88,140,168],"vendors.":[89],"To":[90],"this":[91,93],"end,":[92],"paper":[94],"proposes":[95],"vendor-independent":[97],"source":[99],"method":[100,113],"integration":[102,131,156],"custom":[104],"FPGA":[105,143,169],"components":[106],"common":[109],"platform.":[111],"The":[112,127,153,171],"relies":[114],"on":[115],"streamlined":[117],"memory-mapped":[118],"control":[120,147],"interface":[121,177],"implemented":[122],"by":[123,161],"the":[124,146,175,184],"integrated":[125],"components.":[126],"required":[128],"driver":[130],"then":[133],"automatically":[134],"provided,":[135],"enabling":[136],"easy":[137],"inclusion":[138],"accelerators":[144],"single":[150],"runtime.":[152],"ease":[154],"demonstrated":[160],"integrating":[162],"two":[163,167],"devices":[165],"devices.":[170],"resource":[172],"overhead":[173],"shown":[179],"be":[181],"negligible":[182],"clock":[185],"frequency":[186],"overheads":[187],"small":[188],"enough":[189],"pose":[192],"efficiency":[193],"challenges.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-20T07:56:41.581041","created_date":"2025-10-10T00:00:00"}