{"id":"https://openalex.org/W3110523707","doi":"https://doi.org/10.1109/norcas51424.2020.9264995","title":"A 90nm PVT Tolerant Current Mode Frequency Divider with Wide Locking Range","display_name":"A 90nm PVT Tolerant Current Mode Frequency Divider with Wide Locking Range","publication_year":2020,"publication_date":"2020-10-27","ids":{"openalex":"https://openalex.org/W3110523707","doi":"https://doi.org/10.1109/norcas51424.2020.9264995","mag":"3110523707"},"language":"en","primary_location":{"id":"doi:10.1109/norcas51424.2020.9264995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas51424.2020.9264995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049241500","display_name":"Madhusudan Maiti","orcid":null},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Madhusudan Maiti","raw_affiliation_strings":["Integrated Circuit & System Lab, National Institute of Technology Arunachal Pradesh, Yupia, India"],"affiliations":[{"raw_affiliation_string":"Integrated Circuit & System Lab, National Institute of Technology Arunachal Pradesh, Yupia, India","institution_ids":["https://openalex.org/I57496824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081553064","display_name":"Shubhro Chakrabartty","orcid":null},"institutions":[{"id":"https://openalex.org/I104338594","display_name":"Inje University","ror":"https://ror.org/04xqwq985","country_code":"KR","type":"education","lineage":["https://openalex.org/I104338594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shubhro Chakrabartty","raw_affiliation_strings":["Centre for Nano Manufacturing, Inje university, Gimhae, Korea"],"affiliations":[{"raw_affiliation_string":"Centre for Nano Manufacturing, Inje university, Gimhae, Korea","institution_ids":["https://openalex.org/I104338594"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047862892","display_name":"AlaaDdin Al-Shidaifat","orcid":"https://orcid.org/0000-0003-4406-4543"},"institutions":[{"id":"https://openalex.org/I104338594","display_name":"Inje University","ror":"https://ror.org/04xqwq985","country_code":"KR","type":"education","lineage":["https://openalex.org/I104338594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"AlaaDdin Al-Shidaifat","raw_affiliation_strings":["Centre for Nano Manufacturing, Inje university, Gimhae, Korea"],"affiliations":[{"raw_affiliation_string":"Centre for Nano Manufacturing, Inje university, Gimhae, Korea","institution_ids":["https://openalex.org/I104338594"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064542939","display_name":"Hanjung Song","orcid":"https://orcid.org/0000-0001-5911-4529"},"institutions":[{"id":"https://openalex.org/I104338594","display_name":"Inje University","ror":"https://ror.org/04xqwq985","country_code":"KR","type":"education","lineage":["https://openalex.org/I104338594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hanjung Song","raw_affiliation_strings":["Centre for Nano Manufacturing, Inje university, Gimhae, Korea"],"affiliations":[{"raw_affiliation_string":"Centre for Nano Manufacturing, Inje university, Gimhae, Korea","institution_ids":["https://openalex.org/I104338594"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103238517","display_name":"Bidyut K. Bhattacharyya","orcid":"https://orcid.org/0000-0003-3933-3008"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bidyut K Bhattacharyya","raw_affiliation_strings":["Packaging Research Center, Georgia Institute of Technology, Atlanta, GA, United States"],"affiliations":[{"raw_affiliation_string":"Packaging Research Center, Georgia Institute of Technology, Atlanta, GA, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009067589","display_name":"Alak Majumder","orcid":"https://orcid.org/0000-0003-4775-8591"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alak Majumder","raw_affiliation_strings":["Integrated Circuit & System Lab, National Institute of Technology Arunachal Pradesh, Yupia, India"],"affiliations":[{"raw_affiliation_string":"Integrated Circuit & System Lab, National Institute of Technology Arunachal Pradesh, Yupia, India","institution_ids":["https://openalex.org/I57496824"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5049241500"],"corresponding_institution_ids":["https://openalex.org/I57496824"],"apc_list":null,"apc_paid":null,"fwci":0.0858,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41166554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.7526089549064636},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6601184606552124},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6436419486999512},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5885868668556213},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5814864635467529},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5081772804260254},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48789095878601074},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.4780624210834503},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4708499610424042},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45776253938674927},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43704622983932495},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.4247027635574341},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.42207562923431396},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4031158983707428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28198936581611633},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20646873116493225}],"concepts":[{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.7526089549064636},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6601184606552124},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6436419486999512},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5885868668556213},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5814864635467529},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5081772804260254},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48789095878601074},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.4780624210834503},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4708499610424042},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45776253938674927},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43704622983932495},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.4247027635574341},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.42207562923431396},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4031158983707428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28198936581611633},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20646873116493225},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/norcas51424.2020.9264995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norcas51424.2020.9264995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Nordic Circuits and Systems Conference (NorCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W563170070","https://openalex.org/W1519073631","https://openalex.org/W1595570256","https://openalex.org/W1980674890","https://openalex.org/W2054208965","https://openalex.org/W2099975725","https://openalex.org/W2100619465","https://openalex.org/W2104378262","https://openalex.org/W2118033669","https://openalex.org/W2130397001","https://openalex.org/W2133470253","https://openalex.org/W2135246680","https://openalex.org/W2135311156","https://openalex.org/W2137823243","https://openalex.org/W2142484967","https://openalex.org/W2582963859","https://openalex.org/W2779514039","https://openalex.org/W2780278281","https://openalex.org/W2788794566","https://openalex.org/W2805315100"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2339836056"],"abstract_inverted_index":{"The":[0,28],"analysis":[1],"and":[2,57],"design":[3,55],"of":[4,17,30,69,86,92,104,115],"a":[5,43,89,97,101],"speed":[6],"efficient":[7],"current":[8,53],"mode":[9,54],"logic":[10],"(CML)":[11],"based":[12,21],"new":[13],"frequency":[14,45,67,102],"divider":[15],"made":[16],"cross-coupled":[18],"PMOS":[19],"latch":[20],"D-flipflop":[22],"is":[23,110],"discussed":[24],"in":[25],"this":[26],"article.":[27],"realization":[29],"the":[31,51,66,74,113],"proposed":[32],"configuration":[33],"on":[34],"Cadence":[35],"Virtuoso":[36],"platform":[37],"for":[38,76],"90nm":[39],"CMOS":[40],"process":[41],"shows":[42],"wide":[44],"locking":[46],"range":[47,68],"as":[48,80],"compared":[49],"to":[50],"conventional":[52],"counterpart":[56],"other":[58],"prior":[59],"arts.":[60],"This":[61],"work":[62],"doesn't":[63],"only":[64],"improve":[65],"operation,":[70],"but":[71],"also":[72],"improvises":[73],"performance":[75],"low":[77],"power":[78,85,108],"applications":[79],"it":[81],"consumes":[82],"an":[83],"average":[84],"2.308mW":[87],"at":[88],"supply":[90],"voltage":[91],"1.2V":[93],"when":[94],"switches":[95],"with":[96],"10GHz":[98],"clock.":[99],"Also,":[100],"change":[103],"8.69GHz":[105],"per":[106],"mWatt":[107],"burn":[109],"noted":[111],"during":[112],"estimation":[114],"figure-of-merit":[116],"(FOM).":[117]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}