{"id":"https://openalex.org/W3096452867","doi":"https://doi.org/10.1109/nocs50636.2020.9241710","title":"Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology","display_name":"Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology","publication_year":2020,"publication_date":"2020-09-24","ids":{"openalex":"https://openalex.org/W3096452867","doi":"https://doi.org/10.1109/nocs50636.2020.9241710","mag":"3096452867"},"language":"en","primary_location":{"id":"doi:10.1109/nocs50636.2020.9241710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs50636.2020.9241710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033494020","display_name":"Yanghui Ou","orcid":"https://orcid.org/0000-0001-9481-9882"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yanghui Ou","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072040326","display_name":"Shady Agwa","orcid":"https://orcid.org/0000-0002-6678-6283"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shady Agwa","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091660287","display_name":"Christopher Batten","orcid":"https://orcid.org/0000-0002-2835-667X"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Batten","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033494020"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":0.9251,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.77565544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7449092268943787},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.621517539024353},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5771041512489319},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5499128103256226},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5211330056190491},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4882209599018097},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.46529683470726013},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44983914494514465},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42601120471954346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40859314799308777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34329813718795776},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3333398103713989},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.24737507104873657},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2140425443649292},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19835349917411804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10627654194831848}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7449092268943787},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.621517539024353},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5771041512489319},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5499128103256226},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5211330056190491},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4882209599018097},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.46529683470726013},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44983914494514465},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42601120471954346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40859314799308777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34329813718795776},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3333398103713989},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.24737507104873657},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2140425443649292},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19835349917411804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10627654194831848},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs50636.2020.9241710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs50636.2020.9241710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1974420955","https://openalex.org/W1979490163","https://openalex.org/W1999103862","https://openalex.org/W2001505646","https://openalex.org/W2017503457","https://openalex.org/W2021425055","https://openalex.org/W2048789167","https://openalex.org/W2085581890","https://openalex.org/W2095314640","https://openalex.org/W2095996718","https://openalex.org/W2097560795","https://openalex.org/W2111531437","https://openalex.org/W2114522727","https://openalex.org/W2122337686","https://openalex.org/W2150007533","https://openalex.org/W2167308910","https://openalex.org/W2170846446","https://openalex.org/W2171068432","https://openalex.org/W2179513480","https://openalex.org/W2340076492","https://openalex.org/W2415360376","https://openalex.org/W2528553838","https://openalex.org/W2588467645","https://openalex.org/W2614094030","https://openalex.org/W2794220509","https://openalex.org/W2798598799","https://openalex.org/W2965444073","https://openalex.org/W2990013837","https://openalex.org/W3005573029","https://openalex.org/W3031264475","https://openalex.org/W3140062895","https://openalex.org/W3140261852","https://openalex.org/W3150157207","https://openalex.org/W6727683915","https://openalex.org/W6774575046"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2151657833","https://openalex.org/W2070693700","https://openalex.org/W1488283129","https://openalex.org/W2156138647","https://openalex.org/W2365114398","https://openalex.org/W1617216077","https://openalex.org/W1987597317"],"abstract_inverted_index":{"Manycore":[0],"processors":[1,16],"are":[2],"now":[3],"integrating":[4],"up":[5],"to":[6,32,150,162,208],"1000":[7],"simple":[8],"cores":[9],"into":[10],"a":[11,51,81,90,106,111,123,132,174,180,186,209],"single":[12],"die,":[13],"yet":[14],"these":[15],"still":[17],"rely":[18],"on":[19],"high-diameter":[20],"mesh":[21,61],"on-chip":[22],"networks":[23,119],"(OCNs)":[24],"without":[25],"complex":[26],"flow-control":[27],"nor":[28],"custom":[29],"circuits":[30],"due":[31],"three":[33],"reasons:":[34],"(1)":[35,130],"manycores":[36,42,49],"require":[37,72],"simple,":[38],"low-area":[39],"routers;":[40],"(2)":[41,139],"usually":[43],"use":[44,50,89,122,155],"standard-cell-based":[45,83],"design;":[46],"and":[47,62,76,94,105,153,179,198,204],"(3)":[48,154],"tiled":[52,84,124],"physical":[53,85,125],"design":[54,86,126],"methodology.":[55,87],"In":[56],"this":[57],"paper,":[58],"we":[59,120],"explore":[60],"torus":[63],"topologies":[64],"with":[65,98],"internal":[66],"concentration":[67,175],"and/or":[68],"ruche":[69,181],"channels":[70],"that":[71,173],"low":[73],"area":[74,197],"overhead":[75],"can":[77,189],"be":[78],"implemented":[79],"using":[80],"traditional":[82],"We":[88],"combination":[91],"of":[92,177,183],"analytical":[93],"RTL":[95],"modeling":[96],"along":[97],"layout-level":[99],"results":[100,171],"for":[101,114,158,201],"both":[102,202],"hard":[103,134,145,160],"macros":[104,146],"3\u00d73mm":[107],"256-terminal":[108],"OCN":[109],"in":[110,185],"14-nm":[112],"technology":[113],"twelve":[115],"topologies.":[116],"Critically,":[117],"the":[118,137,159,167],"study":[121],"methodology":[127],"meaning":[128],"they:":[129],"tile":[131],"homogeneous":[133],"macro":[135,161],"across":[136],"chip;":[138],"implement":[140],"chip":[141,168],"top-level":[142],"routing":[143],"between":[144],"via":[147],"short":[148],"wires":[149],"neighboring":[151],"macros;":[152],"timing":[156,165],"closure":[157],"quickly":[163],"close":[164],"at":[166,195],"top-level.":[169],"Our":[170],"suggest":[172],"factor":[176,182],"four":[178],"two":[184],"2D-mesh":[187,210],"topology":[188],"reduce":[190],"latency":[191],"by":[192],"over":[193],"2\u00d7":[194],"similar":[196],"bisection":[199],"bandwidth":[200],"small":[203],"large":[205],"messages":[206],"compared":[207],"baseline.":[211]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}