{"id":"https://openalex.org/W3095275428","doi":"https://doi.org/10.1109/nocs50636.2020.9241586","title":"Ruche Networks: Wire-Maximal, No-Fuss NoCs : Special Session Paper","display_name":"Ruche Networks: Wire-Maximal, No-Fuss NoCs : Special Session Paper","publication_year":2020,"publication_date":"2020-09-24","ids":{"openalex":"https://openalex.org/W3095275428","doi":"https://doi.org/10.1109/nocs50636.2020.9241586","mag":"3095275428"},"language":"en","primary_location":{"id":"doi:10.1109/nocs50636.2020.9241586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs50636.2020.9241586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075265279","display_name":"Dai Cheol Jung","orcid":"https://orcid.org/0000-0002-3165-4213"},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]},{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dai Cheol Jung","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101573181","display_name":"Scott Davidson","orcid":"https://orcid.org/0000-0002-9390-6084"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Davidson","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004517651","display_name":"Chun Zhao","orcid":"https://orcid.org/0000-0003-1689-6000"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chun Zhao","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021087747","display_name":"Dustin Richmond","orcid":"https://orcid.org/0000-0002-4587-8947"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dustin Richmond","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036770962","display_name":"Michael Taylor","orcid":"https://orcid.org/0000-0002-4074-6347"},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]},{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Bedford Taylor","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075265279"],"corresponding_institution_ids":["https://openalex.org/I201448701","https://openalex.org/I93085520"],"apc_list":null,"apc_paid":null,"fwci":1.2334,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8154688,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7081366777420044},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.652219295501709},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6059843897819519},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5952513217926025},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5096986293792725},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.503173291683197},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5020284652709961},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.42482811212539673},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4201776087284088},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3607795238494873},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3277529776096344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15635156631469727},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14316242933273315},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11836466193199158}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7081366777420044},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.652219295501709},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6059843897819519},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5952513217926025},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5096986293792725},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.503173291683197},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5020284652709961},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.42482811212539673},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4201776087284088},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3607795238494873},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3277529776096344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15635156631469727},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14316242933273315},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11836466193199158}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs50636.2020.9241586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs50636.2020.9241586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.550000011920929,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2001505646","https://openalex.org/W2067894433","https://openalex.org/W2095314640","https://openalex.org/W2111531437","https://openalex.org/W2121154718","https://openalex.org/W2150007533","https://openalex.org/W2158457122","https://openalex.org/W2167308910","https://openalex.org/W2171410364","https://openalex.org/W2794667765","https://openalex.org/W2798598799","https://openalex.org/W2990013837","https://openalex.org/W3096452867","https://openalex.org/W3140062895","https://openalex.org/W4245921855"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2098218272","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2091258882","https://openalex.org/W2013729863"],"abstract_inverted_index":{"Network-On-Chip":[0],"design":[1,101],"has":[2],"been":[3,19,252],"an":[4],"active":[5],"area":[6],"of":[7,77,98,105,128,157,201,230,245],"academic":[8],"research":[9],"for":[10,139,258,266],"two":[11],"decades,":[12],"but":[13,192],"many":[14,39],"proposed":[15],"ideas":[16],"have":[17,26,251],"not":[18,54,83],"adopted":[20],"in":[21,33,160,287],"real":[22],"chips":[23,41],"because":[24],"they":[25],"complex":[27],"behavior":[28],"or":[29,145,219],"create":[30],"significant":[31,155],"risks":[32],"chip":[34,131],"implementation.":[35],"For":[36],"this":[37,117,141,259,280],"reason,":[38],"existing":[40],"just":[42],"employ":[43],"fast,":[44],"replicated":[45],"vanilla":[46],"dimension-ordered":[47],"mesh":[48,104,190,292],"NoCs.":[49],"However,":[50],"these":[51,182,270,294],"networks":[52,191,271],"do":[53],"come":[55],"close":[56],"to":[57,123,173,212,299],"utilizing":[58],"the":[59,74,114,126,129,168,194,216,224,226,228,231,234,236,246,256,284,289],"full":[60],"available":[61,130,149],"VLSI":[62,248,276],"wiring":[63,132,249],"capabilities,":[64],"and":[65,88,134,197,233,261,268],"propagate":[66],"packets":[67],"at":[68],"speeds":[69],"that":[70],"are":[71,185],"significantly":[72],"below":[73],"raw":[75],"speed":[76],"wires.":[78],"The":[79,221,238],"ideal":[80,118],"network":[81,119,232],"would":[82,89,120,135,152,170],"require":[84],"any":[85],"custom":[86],"circuits,":[87],"decompose":[90],"easily":[91,121,297],"into":[92],"a":[93,99,103,137,154,263,273],"hierarchical":[94],"CAD":[95,277],"flow":[96],"consisting":[97],"top-level":[100],"instantiating":[102],"identical":[106],"hardened":[107],"tiles":[108,214],"with":[109],"short-wire":[110],"neighbor":[111],"connections.":[112],"At":[113],"same":[115,217],"time,":[116],"scale":[122],"efficiently":[124],"utilize":[125],"majority":[127],"resources,":[133],"offer":[136],"mechanism":[138],"scaling":[140],"wire":[142,161],"usage":[143],"up":[144],"down":[146],"based":[147,186],"on":[148,187,215],"bandwidth.":[150],"Packets":[151],"spend":[153],"fraction":[156],"their":[158],"time":[159],"delay":[162],"rather":[163],"than":[164],"router":[165],"delay.":[166],"Finally,":[167],"NoC":[169,195,199],"be":[171],"simple":[172,188,264],"understand.":[174],"This":[175],"paper":[176],"proposes":[177],"Ruche":[178],"Networks,":[179],"which":[180],"fulfill":[181],"requirements.":[183],"They":[184],"2-D":[189],"amplify":[193],"bandwidth":[196,229,250],"reduce":[198],"diameter":[200],"tiled":[202],"architectures":[203],"by":[204],"adding":[205],"long-range":[206],"physical":[207,247],"channels":[208],"from":[209],"each":[210],"tile":[211],"other":[213,300],"row":[218],"column.":[220],"more":[222],"distant":[223],"connections,":[225],"greater":[227],"lower":[235],"diameter.":[237],"distance":[239],"is":[240],"typically":[241],"increased":[242],"until":[243],"all":[244],"absorbed.":[253],"We":[254],"explain":[255],"rational":[257],"\u201cruching\u201d":[260],"provide":[262],"methodology":[265],"designing":[267],"implementing":[269],"using":[272],"standard":[274],"cell":[275],"flow.":[278],"In":[279],"paper,":[281],"we":[282],"show":[283],"steps":[285,295],"involved":[286],"ruching":[288],"HammerBlade":[290],"Manycore's":[291],"networks;":[293],"can":[296],"apply":[298],"designs.":[301]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}