{"id":"https://openalex.org/W3096191316","doi":"https://doi.org/10.1109/nocs50636.2020.9241584","title":"NoC Symbiosis (Special Session Paper)","display_name":"NoC Symbiosis (Special Session Paper)","publication_year":2020,"publication_date":"2020-09-24","ids":{"openalex":"https://openalex.org/W3096191316","doi":"https://doi.org/10.1109/nocs50636.2020.9241584","mag":"3096191316"},"language":"en","primary_location":{"id":"doi:10.1109/nocs50636.2020.9241584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs50636.2020.9241584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079148770","display_name":"Daniel Petrisko","orcid":"https://orcid.org/0000-0002-0555-6919"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel Petrisko","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004517651","display_name":"Chun Zhao","orcid":"https://orcid.org/0000-0003-1689-6000"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chun Zhao","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101573181","display_name":"Scott Davidson","orcid":"https://orcid.org/0000-0002-9390-6084"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Davidson","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005150146","display_name":"Paul Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]},{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Gao","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021087747","display_name":"Dustin Richmond","orcid":"https://orcid.org/0000-0002-4587-8947"},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]},{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dustin Richmond","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036770962","display_name":"Michael Taylor","orcid":"https://orcid.org/0000-0002-4074-6347"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Bedford Taylor","raw_affiliation_strings":["Bespoke Silicon Group, University of Washington"],"affiliations":[{"raw_affiliation_string":"Bespoke Silicon Group, University of Washington","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5079148770"],"corresponding_institution_ids":["https://openalex.org/I201448701","https://openalex.org/I93085520"],"apc_list":null,"apc_paid":null,"fwci":0.4625,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.67571923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7888082265853882},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.642988920211792},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5316928625106812},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.496947318315506},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4826146066188812},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4748047888278961},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.47255489230155945},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.43572425842285156},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4275689721107483},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4189223051071167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3318389058113098},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22418946027755737},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.18337073922157288},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.18079406023025513},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1766381561756134},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13175296783447266},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12331828474998474}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7888082265853882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.642988920211792},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5316928625106812},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.496947318315506},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4826146066188812},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4748047888278961},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.47255489230155945},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.43572425842285156},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4275689721107483},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4189223051071167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3318389058113098},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22418946027755737},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.18337073922157288},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.18079406023025513},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1766381561756134},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13175296783447266},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12331828474998474},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs50636.2020.9241584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs50636.2020.9241584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W182754516","https://openalex.org/W1573851380","https://openalex.org/W1990505905","https://openalex.org/W2003313945","https://openalex.org/W2017503457","https://openalex.org/W2048789167","https://openalex.org/W2067523571","https://openalex.org/W2067894433","https://openalex.org/W2083868341","https://openalex.org/W2095314640","https://openalex.org/W2096169320","https://openalex.org/W2108268273","https://openalex.org/W2144658863","https://openalex.org/W2150007533","https://openalex.org/W2166151045","https://openalex.org/W2333603443","https://openalex.org/W2442974303","https://openalex.org/W2462654719","https://openalex.org/W2624983689","https://openalex.org/W2792448304","https://openalex.org/W2798598799","https://openalex.org/W2809679348","https://openalex.org/W2990013837","https://openalex.org/W3005573029","https://openalex.org/W3027123178","https://openalex.org/W3140062895","https://openalex.org/W3145845767","https://openalex.org/W4236302577","https://openalex.org/W4244452576","https://openalex.org/W4252138582","https://openalex.org/W6634283092","https://openalex.org/W6654834059","https://openalex.org/W6663140316","https://openalex.org/W6752278771","https://openalex.org/W6826581013"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2526300902","https://openalex.org/W2125567818","https://openalex.org/W1553855433","https://openalex.org/W1827076955","https://openalex.org/W2066280488","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2160684472"],"abstract_inverted_index":{"Conventional":[0],"wisdom":[1],"states":[2],"that":[3,26,75,114],"Network-on-Chip":[4],"router":[5,163,176,208],"area":[6,63,74,98,145,193,244],"grows":[7,65,76],"quadratically":[8],"with":[9],"the":[10,19,71,96,126,141,166,182,186,195,207,211,221,243,270],"channel":[11],"width,":[12],"and":[13,32,45,117,165,185,200,262],"this":[14,37,49,104,225,254],"perception":[15],"has":[16],"fundamentally":[17],"shaped":[18],"assumptions":[20],"of":[21,23,80,151,234,246,272],"thousands":[22],"NoC":[24,82,159,273],"papers":[25],"have":[27],"been":[28],"written":[29],"to":[30,121,216,258,266],"date,":[31],"many":[33,129],"chip":[34],"designs.":[35],"However,":[36],"assumption":[38],"is":[39,69,88,100],"not":[40],"entirely":[41],"true.":[42],"Simple":[43],"analysis":[44],"empirical":[46],"data":[47],"from":[48,181,194],"paper":[50],"shows":[51],"that,":[52],"in":[53,90,112,161,214],"modern":[54],"standard":[55,60,91,130,142,191],"cell":[56,61,143,192],"technology,":[57],"a":[58,81,84,149],"router's":[59],"logic":[62,109,118,132,144,164,168,188,209],"actually":[64],"only":[66,148],"linearly;":[67],"it":[68,169],"solely":[70],"wire":[72,116],"routing":[73],"quadratically.If":[77],"we":[78,251],"think":[79],"as":[83,87],"standalone":[85],"block":[86],"done":[89],"hierarchical":[92],"VLSI":[93],"design,":[94],"then":[95],"overall":[97],"growth":[99],"indeed":[101],"quadratic.":[102],"But":[103],"approach":[105],"either":[106],"vastly":[107,231],"under-utilizes":[108],"area,":[110,119],"or,":[111],"designs":[113],"match":[115],"leads":[120],"small":[122],"network":[123],"links.":[124],"At":[125],"same":[127],"time,":[128],"non-NoC":[131],"blocks":[133,138],"like":[134],"processors":[135],"or":[136,240],"accelerator":[137],"typically":[139],"use":[140],"but":[146],"need":[147],"fraction":[150],"available":[152],"wiring":[153,179,222,235],"resources.We":[154],"propose":[155],"an":[156],"alternative":[157],"approach,":[158,226],"Symbiosis,":[160],"which":[162],"node":[167,183,187,212],"services":[170],"are":[171],"jointly":[172],"placed":[173],"together.":[174],"The":[175],"absorbs":[177,189],"excess":[178,190],"resources":[180],"logic,":[184,213],"router.":[196],"Current-day":[197],"automatic":[198],"place":[199],"route":[201],"(APR)":[202],"tools":[203],"already":[204],"automatically":[205],"distribute":[206],"across":[210],"order":[215],"provide":[217,263],"enough":[218],"space":[219],"for":[220],"resources.":[223],"With":[224],"future":[227],"SoC's":[228],"can":[229],"leverage":[230],"larger":[232],"amounts":[233],"bandwidth":[236],"than":[237],"ever":[238],"before,":[239],"alternatively,":[241],"reduce":[242],"overhead":[245],"existing":[247],"routers.We":[248],"describe":[249],"how":[250],"first":[252],"encountered":[253],"phenomena,":[255],"perform":[256],"experiments":[257],"demonstrate":[259],"its":[260],"behavior,":[261],"design":[264],"tips":[265],"help":[267],"teams":[268],"realize":[269],"potential":[271],"Symbiosis.":[274]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}