{"id":"https://openalex.org/W4250036306","doi":"https://doi.org/10.1109/nocs.2018.8512156","title":"Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects","display_name":"Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W4250036306","doi":"https://doi.org/10.1109/nocs.2018.8512156"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2018.8512156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2018.8512156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088446238","display_name":"Abhishek Vashist","orcid":"https://orcid.org/0000-0002-2176-8567"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Abhishek Vashist","raw_affiliation_strings":["PhD Program in Engineering, Rochester Institute of Technology, Rochester, USA"],"affiliations":[{"raw_affiliation_string":"PhD Program in Engineering, Rochester Institute of Technology, Rochester, USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051765631","display_name":"Amlan Ganguly","orcid":"https://orcid.org/0000-0002-3616-7596"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amlan Ganguly","raw_affiliation_strings":["Computer Engineering, Rochester Institute af Technology, Rochester, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, Rochester Institute af Technology, Rochester, USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047142572","display_name":"Mark Indovina","orcid":"https://orcid.org/0000-0002-6645-4596"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Indovina","raw_affiliation_strings":["Electrical and Microelectronic Engineering, Rochester Institute of Technology, Rochester, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Microelectronic Engineering, Rochester Institute of Technology, Rochester, USA","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088446238"],"corresponding_institution_ids":["https://openalex.org/I155173764"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.3907085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6993660926818848},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6351749300956726},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6259053945541382},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6083670854568481},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5895903706550598},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5829910039901733},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5702465176582336},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.5182592868804932},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.49883222579956055},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4950942099094391},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47274693846702576},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4678785502910614},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2790897488594055},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15832513570785522}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6993660926818848},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6351749300956726},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6259053945541382},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6083670854568481},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5895903706550598},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5829910039901733},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5702465176582336},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.5182592868804932},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.49883222579956055},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4950942099094391},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47274693846702576},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4678785502910614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2790897488594055},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15832513570785522}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2018.8512156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2018.8512156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1594094350","https://openalex.org/W2002123074","https://openalex.org/W2032281403","https://openalex.org/W2053555538","https://openalex.org/W2081073621","https://openalex.org/W2095646370","https://openalex.org/W2097250113","https://openalex.org/W2124268206","https://openalex.org/W2125678909","https://openalex.org/W2127554222","https://openalex.org/W2130189991","https://openalex.org/W2136369255","https://openalex.org/W2144698663","https://openalex.org/W2154061394","https://openalex.org/W2155285526","https://openalex.org/W2160642395","https://openalex.org/W2164203755","https://openalex.org/W2510490015","https://openalex.org/W2568228457","https://openalex.org/W2914113053","https://openalex.org/W3151023695","https://openalex.org/W4242674290","https://openalex.org/W4244496923"],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W1970479385","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333"],"abstract_inverted_index":{"The":[0],"following":[1],"topics":[2],"are":[3],"dealt":[4],"with:":[5],"network-on-chip;":[6],"multiprocessing":[7],"systems;":[8],"network":[9,25],"routing;":[10],"system-on-chip;":[11],"integrated":[12],"circuit":[13],"interconnections;":[14],"microprocessor":[15],"chips;":[16],"telecommunication":[17,24],"traffic;":[18],"wireless":[19],"channels;":[20],"cache":[21],"storage;":[22],"and":[23],"routing.":[26]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}