{"id":"https://openalex.org/W4234801621","doi":"https://doi.org/10.1109/nocs.2018.8512154","title":"Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs","display_name":"Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W4234801621","doi":"https://doi.org/10.1109/nocs.2018.8512154"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2018.8512154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2018.8512154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002849207","display_name":"Subodha Charles","orcid":"https://orcid.org/0000-0002-6940-3057"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Subodha Charles","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052595082","display_name":"Chetan Arvind Patil","orcid":"https://orcid.org/0000-0003-0992-0332"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chetan Arvind Patil","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084255924","display_name":"\u00dcmit Y. Ogras","orcid":"https://orcid.org/0000-0002-5045-5535"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umit Y. Ogras","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006818844","display_name":"Prabhat Mishra","orcid":"https://orcid.org/0000-0003-3653-6221"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prabhat Mishra","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002849207"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":2.9525,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92153245,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8944534659385681},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.825872004032135},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.6688631772994995},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5993497967720032},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.5948264002799988},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.5818294286727905},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5192351937294006},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5126253962516785},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.48979735374450684},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.48316091299057007},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.464669793844223},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.4546752870082855},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43433430790901184},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.4292517900466919},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40739256143569946},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35827696323394775},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.33232036232948303},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.238226056098938},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22154471278190613},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.1622057855129242}],"concepts":[{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8944534659385681},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.825872004032135},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.6688631772994995},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5993497967720032},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.5948264002799988},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.5818294286727905},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5192351937294006},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5126253962516785},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.48979735374450684},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.48316091299057007},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.464669793844223},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.4546752870082855},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43433430790901184},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.4292517900466919},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40739256143569946},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35827696323394775},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.33232036232948303},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.238226056098938},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22154471278190613},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.1622057855129242},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2018.8512154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2018.8512154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1540332863","https://openalex.org/W1964316448","https://openalex.org/W1974420955","https://openalex.org/W2004937484","https://openalex.org/W2016521571","https://openalex.org/W2070831407","https://openalex.org/W2081122207","https://openalex.org/W2106342588","https://openalex.org/W2115008815","https://openalex.org/W2135370784","https://openalex.org/W2151032144","https://openalex.org/W2155371841","https://openalex.org/W2157225945","https://openalex.org/W2170382128","https://openalex.org/W2295593662","https://openalex.org/W2340076492","https://openalex.org/W2403445705","https://openalex.org/W2531531221","https://openalex.org/W2725254221","https://openalex.org/W3008756550","https://openalex.org/W3140062895","https://openalex.org/W3140261852","https://openalex.org/W4232751114","https://openalex.org/W4254256063","https://openalex.org/W6632119674","https://openalex.org/W6641191176","https://openalex.org/W6681969235"],"related_works":["https://openalex.org/W2148887883","https://openalex.org/W2091637093","https://openalex.org/W2163875126","https://openalex.org/W2008090428","https://openalex.org/W2188202186","https://openalex.org/W2078049990","https://openalex.org/W2149861845","https://openalex.org/W1768902350","https://openalex.org/W2810517735","https://openalex.org/W1545683692"],"abstract_inverted_index":{"Networks-on-chip":[0],"have":[1],"become":[2],"the":[3,9,28,41,45,55,64,73,96,108],"standard":[4],"interconnect":[5],"solution":[6],"to":[7,58,81],"address":[8],"communication":[10],"requirements":[11],"of":[12,38,66,75,98],"many-core":[13],"chip":[14],"multiprocessors.":[15],"It":[16],"is":[17,35,69,79],"well-known":[18],"that":[19,116],"network":[20,32],"performance":[21,129],"and":[22,49,86,101,104,111,128,136,144],"power":[23,127],"consumption":[24],"depend":[25],"critically":[26],"on":[27,107,148],"traffic":[29,33,100,110],"load.":[30],"The":[31],"itself":[34],"a":[36,120],"function":[37],"not":[39],"only":[40],"application,":[42],"but":[43],"also":[44],"cache":[46,151],"coherence":[47,152],"protocol,":[48],"memory":[50,59,67,103,135],"controller/directory":[51],"locations.":[52],"Communication":[53],"between":[54],"distributed":[56],"directory":[57],"can":[60],"introduce":[61],"hotspots,":[62],"since":[63],"number":[65,74],"controllers":[68],"much":[70],"smaller":[71],"than":[72],"cores.":[76],"Therefore,":[77],"it":[78],"critical":[80],"account":[82],"for":[83],"directorymemory":[84,99],"communication,":[85],"model":[87],"them":[88],"accurately":[89],"in":[90,119],"architecture":[91],"simulators.":[92],"This":[93],"paper":[94],"analyzes":[95],"impact":[97],"different":[102,134,150],"cluster":[105,137],"modes":[106,138],"NoC":[109],"system":[112],"performance.":[113],"We":[114],"demonstrate":[115],"unrealistic":[117],"models":[118,147],"widely":[121],"used":[122],"multiprocessor":[123],"simulator":[124],"produce":[125],"misleading":[126],"predictions.":[130],"Finally,":[131],"we":[132],"evaluate":[133],"supported":[139],"by":[140],"Intel":[141],"Xeon-Phi":[142],"processors,":[143],"validate":[145],"our":[146],"four":[149],"protocols.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}