{"id":"https://openalex.org/W2899450769","doi":"https://doi.org/10.1109/nocs.2018.8512151","title":"Keynote Talk: Many-Core SoC in Nanoscale CMOS: Challenges & Opportunities","display_name":"Keynote Talk: Many-Core SoC in Nanoscale CMOS: Challenges & Opportunities","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2899450769","doi":"https://doi.org/10.1109/nocs.2018.8512151","mag":"2899450769"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2018.8512151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2018.8512151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Inc., USA"],"affiliations":[{"raw_affiliation_string":"Intel Inc., USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5076642880"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11381757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6393468976020813},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.568543553352356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5635231733322144},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.549558699131012},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4570082128047943},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4563191533088684},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4536915421485901},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4411667585372925},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4354497194290161},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3596353530883789},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3582063615322113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2900903820991516},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11835741996765137},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09323954582214355}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6393468976020813},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.568543553352356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5635231733322144},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.549558699131012},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4570082128047943},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4563191533088684},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4536915421485901},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4411667585372925},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4354497194290161},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3596353530883789},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3582063615322113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2900903820991516},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11835741996765137},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09323954582214355},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2018.8512151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2018.8512151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2070694218","https://openalex.org/W2532822217","https://openalex.org/W2146978563","https://openalex.org/W2101197344","https://openalex.org/W2033560541","https://openalex.org/W2037625031","https://openalex.org/W2160885012","https://openalex.org/W1569991298","https://openalex.org/W2126607849","https://openalex.org/W2315780722"],"abstract_inverted_index":{"Many-core":[0],"SoC":[1,78],"designs":[2,79],"in":[3,80],"scaled":[4],"CMOS":[5],"process":[6],"demand":[7],"wide":[8],"dynamic":[9],"voltage-frequency":[10],"operating":[11],"range,":[12],"spanning":[13],"multi-threaded":[14],"high-throughput":[15],"near-threshold":[16],"voltage":[17],"(NTV)":[18],"to":[19,34],"single-threaded":[20],"burst":[21],"performance":[22,37],"modes,":[23],"as":[24,26],"well":[25],"fine-grain":[27],"multi-voltage":[28],"design":[29,62],"and":[30,41,49,61,67,75],"spatio-temporal":[31],"power":[32],"management":[33],"deliver":[35],"maximum":[36],"under":[38],"stringent":[39],"thermal":[40],"energy":[42],"constraints.":[43],"Interconnect":[44],"scaling":[45],"bottlenecks,":[46],"process-voltage-temperature":[47],"variations":[48],"aging-induced":[50],"degradation":[51],"pose":[52],"major":[53],"challenges":[54],"going":[55],"forward.":[56],"We":[57],"present":[58],"key":[59],"circuit":[60],"techniques":[63],"for":[64],"logic,":[65],"memory":[66],"on-die":[68],"interconnect":[69],"networks":[70],"that":[71],"enable":[72],"efficient,":[73],"variation-tolerant":[74],"resilient":[76],"many-core":[77],"nanoscale":[81],"CMOS.":[82]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}