{"id":"https://openalex.org/W2529711043","doi":"https://doi.org/10.1109/nocs.2016.7579324","title":"An area-efficient TDM NoC supporting reconfiguration for mode changes","display_name":"An area-efficient TDM NoC supporting reconfiguration for mode changes","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2529711043","doi":"https://doi.org/10.1109/nocs.2016.7579324","mag":"2529711043"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2016.7579324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2016.7579324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058322251","display_name":"Rasmus Bo S\u00f8rensen","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Rasmus Bo Sorensen","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs. Lyngby"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs. Lyngby","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033388505","display_name":"Luca Pezzarossa","orcid":"https://orcid.org/0000-0002-0863-2526"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Luca Pezzarossa","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs. Lyngby"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs. Lyngby","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055051850","display_name":"Jens Spars\u00f8","orcid":"https://orcid.org/0000-0002-0961-9438"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Jens Sparso","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs. Lyngby"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark, Kgs. Lyngby","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058322251"],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":1.1581,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81698801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.957951545715332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7233237624168396},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.6529483795166016},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5962836742401123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5549255609512329},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5260424613952637},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4686999022960663},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.46631014347076416},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4487364888191223},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44000983238220215},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.436125248670578},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17345893383026123},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16628950834274292},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10029157996177673}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.957951545715332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7233237624168396},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.6529483795166016},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5962836742401123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5549255609512329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5260424613952637},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4686999022960663},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.46631014347076416},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4487364888191223},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44000983238220215},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.436125248670578},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17345893383026123},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16628950834274292},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10029157996177673},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2016.7579324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2016.7579324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322928","display_name":"Danmarks Frie Forskningsfond","ror":"https://ror.org/02sptwz63"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1918981715","https://openalex.org/W2012959791","https://openalex.org/W2029279820","https://openalex.org/W2045288795","https://openalex.org/W2054613700","https://openalex.org/W2087010081","https://openalex.org/W2106974838","https://openalex.org/W2143397269","https://openalex.org/W2158974824","https://openalex.org/W2170954333","https://openalex.org/W2489612555","https://openalex.org/W3144068561","https://openalex.org/W3209580053","https://openalex.org/W4252462448"],"related_works":["https://openalex.org/W431360389","https://openalex.org/W1998182654","https://openalex.org/W1989617274","https://openalex.org/W2003701703","https://openalex.org/W181065026","https://openalex.org/W2092309091","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W4226230195","https://openalex.org/W1994274441"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,98],"area-efficient":[4],"time-division-multiplexing":[5],"(TDM)":[6],"network-on-chip":[7],"(NoC)":[8],"intended":[9],"for":[10,16,68,97,124],"use":[11],"in":[12,56,78],"a":[13,22,24,57,105,125],"multicore":[14],"platform":[15],"hard":[17],"real-time":[18],"systems.":[19],"In":[20],"such":[21,54],"platform,":[23],"mode":[25,49],"change":[26],"at":[27],"the":[28,32,42,48,62,75,94,121],"application":[29],"level":[30],"requires":[31],"tear-down":[33],"and":[34,86,119],"set-up":[35],"of":[36,70,80,101,107],"some":[37],"virtual":[38,43],"circuits":[39,44],"without":[40],"affecting":[41],"that":[45,65,93,120],"persist":[46],"across":[47],"change.":[50],"Our":[51],"NoC":[52,77],"supports":[53],"reconfiguration":[55,82,117,126],"very":[58],"efficient":[59],"way,":[60],"using":[61],"same":[63],"resources":[64],"are":[66],"used":[67],"transmission":[69],"regular":[71],"data.":[72],"We":[73],"evaluate":[74],"presented":[76],"terms":[79],"worst-case":[81,122],"time,":[83],"hardware":[84,95],"cost,":[85],"maximum":[87],"operating":[88],"frequency.":[89],"The":[90],"results":[91],"show":[92],"cost":[96],"FPGA":[99],"implementation":[100],"our":[102],"architecture":[103],"is":[104,127],"factor":[106],"2.2":[108],"to":[109,131],"3.9":[110],"times":[111],"smaller":[112],"than":[113],"other":[114],"NoCs":[115],"with":[116],"functionalities,":[118],"time":[123],"shorter":[128],"or":[129],"comparable":[130],"those":[132],"NoCs.":[133]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}