{"id":"https://openalex.org/W2063361647","doi":"https://doi.org/10.1109/nocs.2014.7008772","title":"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture","display_name":"ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2063361647","doi":"https://doi.org/10.1109/nocs.2014.7008772","mag":"2063361647"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2014.7008772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2014.7008772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053628160","display_name":"Ioannis Seitanidis","orcid":"https://orcid.org/0000-0002-9693-0135"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"I. Seitanidis","raw_affiliation_strings":["Democritus University of Thrace, Komotini, GR","Electrical & Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Komotini, GR","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Electrical & Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052539927","display_name":"\u0391\u03bd\u03b1\u03c3\u03c4\u03ac\u03c3\u03b9\u03bf\u03c2 \u03a8\u03b1\u03c1\u03c1\u03ac\u03c2","orcid":"https://orcid.org/0000-0001-6151-9242"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Psarras","raw_affiliation_strings":["Democritus University of Thrace, Komotini, GR","Electrical & Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Komotini, GR","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Electrical & Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085567831","display_name":"Emmanouil Kalligeros","orcid":"https://orcid.org/0000-0003-4687-4152"},"institutions":[{"id":"https://openalex.org/I98805295","display_name":"University of the Aegean","ror":"https://ror.org/03zsp3p94","country_code":"GR","type":"education","lineage":["https://openalex.org/I98805295"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"E. Kalligeros","raw_affiliation_strings":["Panepistemio Aigaiou, Mytilene, B\u00c3\u00b3reio Aiga\u00c3\u00ado, GR","Inf. & Commun. Syst. Eng., Univ. of the Aegean, Samos, Greece"],"affiliations":[{"raw_affiliation_string":"Panepistemio Aigaiou, Mytilene, B\u00c3\u00b3reio Aiga\u00c3\u00ado, GR","institution_ids":["https://openalex.org/I98805295"]},{"raw_affiliation_string":"Inf. & Commun. Syst. Eng., Univ. of the Aegean, Samos, Greece","institution_ids":["https://openalex.org/I98805295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"C. Nicopoulos","raw_affiliation_strings":["Panepistemio Kyprou, Nicosia, Nicosia, CY","Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Panepistemio Kyprou, Nicosia, Nicosia, CY","institution_ids":[]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Dimitrakopoulos","raw_affiliation_strings":["Democritus University of Thrace, Komotini, GR","Electrical & Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Komotini, GR","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Electrical & Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053628160"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":3.1033,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92381609,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"135","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7359580993652344},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6603736877441406},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5622694492340088},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5551877021789551},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5468558073043823},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.5281769633293152},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5232174396514893},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5044678449630737},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48744964599609375},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.47780901193618774},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4544059634208679},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.427670955657959},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4224080741405487},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2664795517921448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13635537028312683},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11843612790107727}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7359580993652344},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6603736877441406},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5622694492340088},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5551877021789551},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5468558073043823},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.5281769633293152},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5232174396514893},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5044678449630737},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48744964599609375},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.47780901193618774},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4544059634208679},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.427670955657959},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4224080741405487},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2664795517921448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13635537028312683},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11843612790107727},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2014.7008772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2014.7008772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1964801859","https://openalex.org/W1965514683","https://openalex.org/W1999039453","https://openalex.org/W2003594374","https://openalex.org/W2024156769","https://openalex.org/W2046004968","https://openalex.org/W2066162922","https://openalex.org/W2067601010","https://openalex.org/W2071552002","https://openalex.org/W2081291083","https://openalex.org/W2085102308","https://openalex.org/W2085581890","https://openalex.org/W2086263221","https://openalex.org/W2095795217","https://openalex.org/W2096633804","https://openalex.org/W2097327903","https://openalex.org/W2097560795","https://openalex.org/W2107299528","https://openalex.org/W2113583159","https://openalex.org/W2116676741","https://openalex.org/W2119264875","https://openalex.org/W2122337686","https://openalex.org/W2132829148","https://openalex.org/W2133819616","https://openalex.org/W2149264708","https://openalex.org/W2150585795","https://openalex.org/W2159747318","https://openalex.org/W2163083614","https://openalex.org/W2164264749","https://openalex.org/W2462193902","https://openalex.org/W2472281836","https://openalex.org/W4240575514","https://openalex.org/W4240983278","https://openalex.org/W6641533209","https://openalex.org/W6675074618"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2013729863","https://openalex.org/W2510977931"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"design":[2],"tries":[3],"to":[4,63,101,129,143],"keep":[5],"a":[6,47],"balance":[7],"between":[8],"network":[9,39,111],"performance":[10],"and":[11,32,37,61,75,156],"physical":[12,94],"implementation":[13],"flexibility.":[14],"The":[15,67,113],"adoption":[16],"of":[17,93,109,116,138],"Virtual":[18],"Channels":[19],"(VC)":[20],"holds":[21],"promise":[22],"for":[23,29,77],"scalable":[24],"NoC":[25,99,132],"design.":[26],"VCs":[27,60],"allow":[28],"traffic":[30],"separation":[31],"isolation,":[33],"enable":[34],"deadlock":[35],"avoidance":[36],"improve":[38],"performance.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44],"present":[45],"ElastiNoC,":[46],"novel":[48],"distributed":[49,146],"VC-based":[50,131],"router":[51],"architecture":[52,69],"that":[53,81],"enjoys":[54],"all":[55,117],"the":[56,83,98,106,110,135],"benefits":[57],"offered":[58],"by":[59,96],"leads":[62],"efficient":[64,72],"silicon-aware":[65],"implementations.":[66,133],"proposed":[68],"utilizes":[70],"an":[71],"buffering":[73],"strategy":[74],"allows":[76,141],"modular":[78],"pipelined":[79],"organizations":[80],"increase":[82],"clock":[84],"frequency.":[85],"Moreover,":[86,134],"it":[87],"offers":[88],"maximum":[89],"freedom":[90],"in":[91,154],"terms":[92],"placement,":[95],"allowing":[97],"components":[100],"be":[102],"physically":[103],"spread":[104],"throughout":[105],"chip,":[107],"irrespective":[108],"topology.":[112],"combined":[114],"effect":[115],"supported":[118],"features":[119],"enables":[120],"significant":[121],"delay":[122],"reductions":[123],"under":[124],"equal":[125],"performance,":[126],"when":[127],"compared":[128],"state-of-the-art":[130],"careful":[136],"addition":[137],"self-test":[139],"structures":[140],"ElastiNoC":[142],"enjoy":[144],"fully":[145],"Built-In":[147],"Self":[148],"Testability":[149],"(BIST),":[150],"where":[151],"testing":[152],"unfolds":[153],"phases":[155],"reaches":[157],"high":[158],"fault":[159],"coverage":[160],"with":[161],"small":[162],"test":[163],"application":[164],"time.":[165]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}