{"id":"https://openalex.org/W2107812117","doi":"https://doi.org/10.1109/nocs.2009.5071464","title":"Configurable emulated shared memory architecture for general purpose MP-SOCs and NOC regions","display_name":"Configurable emulated shared memory architecture for general purpose MP-SOCs and NOC regions","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2107812117","doi":"https://doi.org/10.1109/nocs.2009.5071464","mag":"2107812117"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2009.5071464","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2009.5071464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 3rd ACM/IEEE International Symposium on Networks-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091679053","display_name":"Martti Forsell","orcid":"https://orcid.org/0000-0003-4865-8058"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Martti Forsell","raw_affiliation_strings":["VTT, Platform Architectures Team, Oulu, Finland","VTT, Platform Architectures, Box 1100, FI-90571 Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT, Platform Architectures Team, Oulu, Finland","institution_ids":[]},{"raw_affiliation_string":"VTT, Platform Architectures, Box 1100, FI-90571 Oulu, Finland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5091679053"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3191,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.81519487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"23","issue":null,"first_page":"163","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8515761494636536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6300642490386963},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5750353336334229},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.561267614364624},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5470448732376099},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.54262375831604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5302063226699829},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4515230059623718},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.45034781098365784},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4375557005405426},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4201188087463379},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4143919348716736},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.32101625204086304},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23652935028076172},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1373055875301361}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8515761494636536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6300642490386963},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5750353336334229},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.561267614364624},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5470448732376099},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.54262375831604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5302063226699829},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4515230059623718},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.45034781098365784},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4375557005405426},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4201188087463379},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4143919348716736},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.32101625204086304},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23652935028076172},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1373055875301361}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2009.5071464","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2009.5071464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 3rd ACM/IEEE International Symposium on Networks-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1969008575","https://openalex.org/W1999859272","https://openalex.org/W2004618348","https://openalex.org/W2045271686","https://openalex.org/W2072163596","https://openalex.org/W2074512252","https://openalex.org/W2077229436","https://openalex.org/W2081040934","https://openalex.org/W2115045032","https://openalex.org/W2120490947","https://openalex.org/W2121561008","https://openalex.org/W2128221687","https://openalex.org/W2539643197","https://openalex.org/W2622728018","https://openalex.org/W2788962374","https://openalex.org/W2966789922","https://openalex.org/W4206658214","https://openalex.org/W4240046008"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2353146130","https://openalex.org/W2339366892","https://openalex.org/W2150064838","https://openalex.org/W2353073543","https://openalex.org/W2604972926","https://openalex.org/W1507921119","https://openalex.org/W233533876"],"abstract_inverted_index":{"Emulated":[0],"shared":[1,45,70],"memory":[2,71,109,115],"(ESM)":[3],"multiprocessor":[4],"systems":[5,26],"on":[6,11],"chip":[7,12],"(MP-SOC)":[8],"and":[9,24,41,113,135],"network":[10],"(NOC)":[13],"regions":[14,143],"are":[15,144],"efficient":[16],"general":[17],"purpose":[18],"computing":[19],"engines":[20],"for":[21,82,121],"future":[22],"computers":[23],"embedded":[25],"running":[27],"applications":[28,92],"unknown":[29],"at":[30],"the":[31,47,76,79],"design":[32],"phase.":[33],"While":[34],"they":[35],"provide":[36],"programmer":[37],"a":[38,67,106],"synchronous,":[39],"unified,":[40],"constant":[42],"time":[43],"accessible":[44],"memory,":[46],"existing":[48],"ESM":[49,80],"architectures":[50,81],"have":[51],"been":[52],"shown":[53],"to":[54,90,103,117],"be":[55],"inefficient":[56],"with":[57,93],"workloads":[58],"having":[59],"low":[60,94],"parallelism.":[61],"In":[62],"this":[63],"paper":[64],"we":[65],"outline":[66],"configurable":[68],"emulated":[69],"(CESM)":[72],"architecture":[73],"that":[74],"retains":[75],"advantages":[77],"of":[78,139],"parallel":[83],"enough":[84],"code":[85],"but":[86],"is":[87,126],"also":[88],"able":[89],"execute":[91],"parallelism":[95,125],"efficiently.":[96],"This":[97],"happens":[98],"by":[99],"allowing":[100],"multiple":[101],"threads":[102],"join":[104],"as":[105,130,132],"single":[107],"nonuniform":[108],"access":[110],"(NUMA)":[111],"bunch":[112],"organizing":[114],"system":[116],"support":[118],"NUMA-like":[119],"behavior":[120],"thread-local":[122],"data":[123],"if":[124],"limited.":[127],"Performance":[128],"simulations":[129],"well":[131],"silicon":[133],"area":[134],"power":[136],"consumption":[137],"estimations":[138],"CESM":[140],"MP-SOC/":[141],"NOC":[142],"provided.":[145]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}