{"id":"https://openalex.org/W2170087491","doi":"https://doi.org/10.1109/nocs.2009.5071455","title":"Power reduction through physical placement of asynchronous routers","display_name":"Power reduction through physical placement of asynchronous routers","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2170087491","doi":"https://doi.org/10.1109/nocs.2009.5071455","mag":"2170087491"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2009.5071455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2009.5071455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 3rd ACM/IEEE International Symposium on Networks-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003200255","display_name":"Daniel Gebhardt","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel Gebhardt","raw_affiliation_strings":["University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113695022","display_name":"Kenneth S. Stevens","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth Stevens","raw_affiliation_strings":["University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003200255"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.6857,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75464218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7948575019836426},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6903709769248962},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5787327885627747},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5229262113571167},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5015468597412109},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.47771739959716797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46832042932510376},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4526101350784302},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4381561577320099},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43634480237960815},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4288698434829712},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.40830302238464355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3979233503341675},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23402589559555054},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22156578302383423},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19996383786201477},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11102411150932312},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09258756041526794},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09176287055015564}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7948575019836426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6903709769248962},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5787327885627747},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5229262113571167},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5015468597412109},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.47771739959716797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46832042932510376},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4526101350784302},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4381561577320099},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43634480237960815},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4288698434829712},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.40830302238464355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3979233503341675},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23402589559555054},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22156578302383423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19996383786201477},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11102411150932312},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09258756041526794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09176287055015564},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2009.5071455","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2009.5071455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 3rd ACM/IEEE International Symposium on Networks-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2099404216","https://openalex.org/W2132249049"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2108200233","https://openalex.org/W1581055755"],"abstract_inverted_index":{"This":[0,67],"paper":[1],"presents":[2],"a":[3,42,47],"way":[4],"to":[5,87],"reduce":[6],"power":[7],"consumption":[8],"by":[9,71],"minimizing":[10],"wirelength":[11],"and":[12,21,60,65,74,84,93],"hop-count":[13],"of":[14],"an":[15],"asynchronous":[16],"NoC":[17,62],"using":[18],"simulated":[19],"annealing":[20],"force-directed":[22],"algorithms.":[23],"Asynchronous":[24],"NoCs":[25],"(aNoCs)":[26],"can":[27],"provide":[28],"important":[29],"benefits":[30],"over":[31],"clocked":[32],"NoCs.":[33],"However,":[34],"there":[35],"is":[36,69],"little":[37],"published":[38],"research":[39,68],"on":[40],"generating":[41],"custom,":[43],"optimized":[44],"aNoC":[45],"for":[46],"fixed-":[48],"function,":[49],"power-constrained":[50],"system-on-chip":[51],"(SoC).":[52],"Such":[53],"tools":[54],"must":[55],"consider":[56],"physical":[57],"SoC":[58],"properties":[59],"especially":[61],"link":[63],"delay":[64],"power.":[66],"motivated":[70],"this":[72],"need,":[73],"the":[75],"mantra":[76],"that":[77],"\"transistors":[78],"are":[79,82],"fast,":[80],"wires":[81],"slow":[83],"power-hungry,\"":[85],"due":[86],"process":[88],"scaling":[89],"differences":[90],"between":[91],"transistors":[92],"global":[94],"wires.":[95]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}