{"id":"https://openalex.org/W2084865291","doi":"https://doi.org/10.1109/nocs.2009.5071438","title":"Keynote 1 NoCs: It is about the memory and the programming model","display_name":"Keynote 1 NoCs: It is about the memory and the programming model","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2084865291","doi":"https://doi.org/10.1109/nocs.2009.5071438","mag":"2084865291"},"language":"en","primary_location":{"id":"doi:10.1109/nocs.2009.5071438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2009.5071438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 3rd ACM/IEEE International Symposium on Networks-on-Chip","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010411820","display_name":"I. Bolsens","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ivo Bolsens","raw_affiliation_strings":["Xilinx Corp., USA","Xilinx Corp., USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Corp., USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Corp., USA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010411820"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9599999785423279,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9205999970436096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8546980619430542},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5765212774276733},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5363892912864685},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.507281482219696},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.49098899960517883},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49058404564857483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4853733777999878},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.46880558133125305},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.44868481159210205},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.43575215339660645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41192615032196045},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3817492723464966},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3351999521255493},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1847265660762787},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16946452856063843}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8546980619430542},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5765212774276733},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5363892912864685},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.507281482219696},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.49098899960517883},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49058404564857483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4853733777999878},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.46880558133125305},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.44868481159210205},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.43575215339660645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41192615032196045},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3817492723464966},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3351999521255493},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1847265660762787},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16946452856063843},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nocs.2009.5071438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nocs.2009.5071438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 3rd ACM/IEEE International Symposium on Networks-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2182797201","https://openalex.org/W4317827391","https://openalex.org/W2124489231","https://openalex.org/W4233212676","https://openalex.org/W2186451538","https://openalex.org/W1839004754","https://openalex.org/W40577698","https://openalex.org/W2078898826","https://openalex.org/W1496676675","https://openalex.org/W1483941147"],"abstract_inverted_index":{"CPUs":[0],"are":[1,64,79,98],"multicore":[2],"(and":[3],"multi-cache)":[4],"supported":[5],"by":[6],"a":[7,15,35,46],"coherent,":[8],"global,":[9],"shared":[10,82],"memory":[11,25,29,83,117],"model.":[12],"FPGAs":[13],"offer":[14],"vast":[16],"number":[17],"of":[18,43,68,89,111],"distributed":[19,24,28,61],"programmable":[20],"function":[21],"blocks":[22,26],"and":[23,60,75,108],"across":[27],"spaces.":[30],"This":[31],"presentation":[32],"will":[33],"discuss":[34],"hybrid":[36,70,91],"computing":[37,92],"architecture":[38],"that":[39],"unifies":[40],"the":[41,66,69,73,86,90,105,112],"development":[42],"applications":[44],"for":[45],"combined":[47],"CPU-FPGA":[48],"platform.":[49,93],"The":[50],"proposed":[51],"programming":[52,124],"model":[53],"is":[54],"based":[55],"on":[56,85],"message":[57],"passing":[58],"(MPI)":[59],"memory.":[62],"NoCs":[63,78,97,114],"at":[65],"heart":[67],"platform":[71],"managing":[72],"control":[74],"data":[76],"flows.":[77],"implemented":[80,99],"through":[81],"buffers":[84],"CPU":[87],"portion":[88],"On":[94],"parallel":[95],"hardware,":[96],"as":[100,127],"application-specific":[101,116],"point-to-point":[102],"networks":[103],"exploiting":[104],"abundant":[106],"routing":[107],"switching":[109],"resources":[110],"FPGA.":[113],"enable":[115],"models":[118,125],"while":[119],"keeping":[120],"with":[121],"standard,":[122],"familiar":[123],"such":[126],"MPI.":[128]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}