{"id":"https://openalex.org/W4388116000","doi":"https://doi.org/10.1109/niles59815.2023.10296773","title":"An Efficient Hardware Implementation of CNN Generic Processor for FPGA","display_name":"An Efficient Hardware Implementation of CNN Generic Processor for FPGA","publication_year":2023,"publication_date":"2023-10-21","ids":{"openalex":"https://openalex.org/W4388116000","doi":"https://doi.org/10.1109/niles59815.2023.10296773"},"language":"en","primary_location":{"id":"doi:10.1109/niles59815.2023.10296773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/niles59815.2023.10296773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 5th Novel Intelligent and Leading Emerging Sciences Conference (NILES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112242537","display_name":"Ahmed Elgohary","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Elgohary","raw_affiliation_strings":["Cairo University,Electronics and Communication Engineering Department,Giza,Egypt","Electronics and Communication Engineering Department, Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Communication Engineering Department,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Electronics and Communication Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076460280","display_name":"Omar A. Nasr","orcid":"https://orcid.org/0000-0002-7188-0768"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Omar A. Nasr","raw_affiliation_strings":["Cairo University,Electronics and Communication Engineering Department,Giza,Egypt","Electronics and Communication Engineering Department, Cairo University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cairo University,Electronics and Communication Engineering Department,Giza,Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Electronics and Communication Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3368,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5962423,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10812","display_name":"Human Pose and Action Recognition","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8446797132492065},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8363355398178101},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.6802304983139038},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5357104539871216},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5083152651786804},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.5024580955505371},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4835188388824463},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48065316677093506},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.4689680337905884},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4487603008747101},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43495532870292664},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4235772490501404},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.41011083126068115},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39788129925727844},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38560059666633606},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.28422296047210693},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14696839451789856},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12161368131637573}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8446797132492065},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8363355398178101},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.6802304983139038},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5357104539871216},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5083152651786804},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.5024580955505371},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4835188388824463},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48065316677093506},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.4689680337905884},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4487603008747101},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43495532870292664},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4235772490501404},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.41011083126068115},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39788129925727844},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38560059666633606},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.28422296047210693},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14696839451789856},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12161368131637573},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/niles59815.2023.10296773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/niles59815.2023.10296773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 5th Novel Intelligent and Leading Emerging Sciences Conference (NILES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2048266589","https://openalex.org/W2396572963","https://openalex.org/W2513568085","https://openalex.org/W2735872091","https://openalex.org/W2795915628","https://openalex.org/W2913146885","https://openalex.org/W2949619037","https://openalex.org/W2950598802","https://openalex.org/W2964228333","https://openalex.org/W3003334148","https://openalex.org/W3049917942","https://openalex.org/W3111321625","https://openalex.org/W3212233265","https://openalex.org/W4295112409","https://openalex.org/W4315572243","https://openalex.org/W4362002261"],"related_works":["https://openalex.org/W4386603768","https://openalex.org/W2950475743","https://openalex.org/W2886711096","https://openalex.org/W2750384547","https://openalex.org/W4380078352","https://openalex.org/W3046591097","https://openalex.org/W3088108839","https://openalex.org/W4300560302","https://openalex.org/W992687842","https://openalex.org/W2609406488"],"abstract_inverted_index":{"Convolutional":[0],"Neural":[1],"Networks":[2],"(CNNs)":[3],"have":[4],"gained":[5],"significant":[6],"popularity":[7],"in":[8,16,72,115,157],"recent":[9],"years":[10],"due":[11],"to":[12,54,81,98,111,132],"their":[13,34],"exceptional":[14],"performance":[15],"classification":[17],"tasks.":[18],"However,":[19],"the":[20,52,69,87,100,141,145,149],"large":[21],"number":[22,89,101],"of":[23,90,102],"computational":[24],"operations":[25,91],"that":[26],"are":[27],"needed":[28,103],"for":[29,46,68],"these":[30],"models":[31],"can":[32,41],"limit":[33],"practicality.":[35],"Field":[36],"Programmable":[37],"Gate":[38],"Arrays":[39],"(FPGAs)":[40],"be":[42],"a":[43,74,154],"promising":[44],"solution":[45],"accelerating":[47],"CNNs":[48,83],"as":[49,125],"they":[50],"give":[51],"ability":[53],"create":[55],"custom":[56],"hardware":[57,66,85,93],"designs.":[58],"In":[59],"this":[60],"paper,":[61],"we":[62],"present":[63],"an":[64],"efficient":[65],"implementation":[67,114],"CNN":[70],"processor,":[71],"which":[73,152],"generic":[75],"processor":[76,137],"is":[77,97,138],"designed":[78],"and":[79,92,105,130,160],"implemented":[80],"accelerate":[82],"on":[84,140,148],"with":[86,167],"minimum":[88],"resources.":[94],"Our":[95],"target":[96],"reduce":[99],"memory":[104],"Digital":[106],"Signal":[107],"Processor":[108],"blocks":[109],"(DSP)":[110],"allow":[112],"full":[113],"FPGA":[116],"on-chip":[117],"memory.":[118],"Multiple":[119],"optimization":[120],"techniques":[121],"were":[122],"used,":[123],"such":[124],"loop":[126],"unrolling,":[127],"weights":[128,158],"pruning,":[129],"quantization,":[131],"achieve":[133],"our":[134],"target.":[135],"The":[136],"evaluated":[139],"LeNet5":[142],"architecture":[143],"using":[144],"MNIST":[146],"dataset":[147],"Vertix-7":[150],"FPGA,":[151],"showed":[153],"17.9x":[155],"reduction":[156],"size":[159],"very":[161],"competitive":[162],"performance-to-resources":[163],"efficiency":[164],"when":[165],"compared":[166],"literature.":[168]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}