{"id":"https://openalex.org/W3216405097","doi":"https://doi.org/10.1109/niles53778.2021.9600099","title":"Design and Implementation Of Cairo University Graphics Processing (CUGPU) Using HLS Approach","display_name":"Design and Implementation Of Cairo University Graphics Processing (CUGPU) Using HLS Approach","publication_year":2021,"publication_date":"2021-10-23","ids":{"openalex":"https://openalex.org/W3216405097","doi":"https://doi.org/10.1109/niles53778.2021.9600099","mag":"3216405097"},"language":"en","primary_location":{"id":"doi:10.1109/niles53778.2021.9600099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/niles53778.2021.9600099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010066667","display_name":"Abdulkareem Mohammed Ibrahim","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Abdulkareem Mohammed Ibrahim","raw_affiliation_strings":["Faculty of Engineering, Cairo University, Egypt, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Cairo University, Egypt, Cairo, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015083411","display_name":"S. E. D. Habib","orcid":"https://orcid.org/0000-0002-6324-6740"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"S. E. D. Habib","raw_affiliation_strings":["Faculty of Engineering, Cairo University, Egypt, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Cairo University, Egypt, Cairo, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010066667"],"corresponding_institution_ids":["https://openalex.org/I145487455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18886084,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.902999997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8003815412521362},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7514093518257141},{"id":"https://openalex.org/keywords/opengl","display_name":"OpenGL","score":0.5921710729598999},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5800217390060425},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5304638147354126},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.509145200252533},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.49732187390327454},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.46454763412475586},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.460466593503952},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44754141569137573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4414401948451996},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43572425842285156},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.41543978452682495},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4107493758201599},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3416087031364441},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.301687628030777},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.1896660029888153},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18685224652290344},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14344891905784607},{"id":"https://openalex.org/keywords/visualization","display_name":"Visualization","score":0.08595627546310425}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8003815412521362},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7514093518257141},{"id":"https://openalex.org/C2778305236","wikidata":"https://www.wikidata.org/wiki/Q178570","display_name":"OpenGL","level":3,"score":0.5921710729598999},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5800217390060425},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5304638147354126},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.509145200252533},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.49732187390327454},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.46454763412475586},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.460466593503952},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44754141569137573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4414401948451996},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43572425842285156},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.41543978452682495},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4107493758201599},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3416087031364441},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.301687628030777},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.1896660029888153},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18685224652290344},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14344891905784607},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.08595627546310425},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/niles53778.2021.9600099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/niles53778.2021.9600099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1998817736","https://openalex.org/W2103600682","https://openalex.org/W2146316693","https://openalex.org/W2296232320","https://openalex.org/W2550424052","https://openalex.org/W3082314516","https://openalex.org/W6729717888"],"related_works":["https://openalex.org/W2021362132","https://openalex.org/W1984090905","https://openalex.org/W4233602124","https://openalex.org/W2156965212","https://openalex.org/W2104183572","https://openalex.org/W2181818047","https://openalex.org/W1540531211","https://openalex.org/W2170216676","https://openalex.org/W4300851787","https://openalex.org/W2105675151"],"abstract_inverted_index":{"GPUs":[0,7,13],"can":[1],"be":[2],"divided":[3],"to":[4,56,91],"fixed":[5,33],"function":[6,12,34],"and":[8,26,68,85,96,125],"programmable":[9],"GPUs.":[10],"Fixed":[11],"are":[14,88],"important":[15],"for":[16,73,78],"low":[17],"power":[18],"mobile":[19],"applications.":[20],"This":[21,42],"paper":[22],"addresses":[23],"the":[24,118],"design":[25,54,57,94],"implementation,":[27],"on":[28,104],"an":[29],"FPGA,":[30],"of":[31,110],"a":[32,52,70],"GPU":[35,43,48],"fully":[36],"compatible":[37],"with":[38,117],"OpenGL":[39],"1.1.12":[40],"standard.":[41],"is":[44,81,102,112],"code-named":[45],"Cairo":[46],"University":[47],"(CUGPU).":[49],"We":[50,60],"follow":[51],"systematic":[53],"approach":[55,77],"our":[58],"CUGPU.":[59,74],"developed":[61],"MATLAB":[62],"model,":[63,65],"C-language":[64],"RTL":[66,79],"model":[67,72,120],"finally":[69],"logic":[71,129],"A":[75],"hybrid":[76],"synthesis":[80,87],"followed":[82],"where":[83],"automatic":[84],"manual":[86],"judiciously":[89],"combined":[90],"achieve":[92],"small":[93],"time":[95,127],"acceptable":[97],"performance.":[98],"The":[99,108],"final":[100],"CUGPU":[101,111],"implemented":[103],"Xilinx":[105],"Vertix-7":[106],"FPGA.":[107],"functionality":[109],"verified":[113],"via":[114],"direct":[115],"comparison":[116],"C":[119],"results,":[121],"using":[122],"hardware":[123],"simulation":[124],"real":[126],"on-chip":[128],"analysis.":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}