{"id":"https://openalex.org/W3102391558","doi":"https://doi.org/10.1109/niles50944.2020.9257978","title":"Optimum Sizing of the Sleep Transistor in MTCMOS Technology","display_name":"Optimum Sizing of the Sleep Transistor in MTCMOS Technology","publication_year":2020,"publication_date":"2020-10-24","ids":{"openalex":"https://openalex.org/W3102391558","doi":"https://doi.org/10.1109/niles50944.2020.9257978","mag":"3102391558"},"language":"en","primary_location":{"id":"doi:10.1109/niles50944.2020.9257978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/niles50944.2020.9257978","pdf_url":null,"source":{"id":"https://openalex.org/S4306498600","display_name":"2020 2nd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 2nd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047023966","display_name":"Sherif M. Sharroush","orcid":"https://orcid.org/0000-0001-7911-2571"},"institutions":[{"id":"https://openalex.org/I88017793","display_name":"Port Said University","ror":"https://ror.org/01vx5yq44","country_code":"EG","type":"education","lineage":["https://openalex.org/I88017793"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Sherif M. Sharroush","raw_affiliation_strings":["Faculty of Engineering, Port Said University, Port Said, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Port Said University, Port Said, Egypt","institution_ids":["https://openalex.org/I88017793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5047023966"],"corresponding_institution_ids":["https://openalex.org/I88017793"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.21992088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8448022603988647},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7534420490264893},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7066679000854492},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6023756861686707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49502700567245483},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4821069538593292},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4792732894420624},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4648768901824951},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45031312108039856},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44289109110832214},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.42462262511253357},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41968581080436707},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24922055006027222}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8448022603988647},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7534420490264893},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7066679000854492},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6023756861686707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49502700567245483},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4821069538593292},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4792732894420624},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4648768901824951},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45031312108039856},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44289109110832214},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.42462262511253357},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41968581080436707},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24922055006027222},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/niles50944.2020.9257978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/niles50944.2020.9257978","pdf_url":null,"source":{"id":"https://openalex.org/S4306498600","display_name":"2020 2nd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 2nd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W274004780","https://openalex.org/W1507504962","https://openalex.org/W1510392174","https://openalex.org/W1518236483","https://openalex.org/W1541589219","https://openalex.org/W1566916904","https://openalex.org/W1574542534","https://openalex.org/W1892460909","https://openalex.org/W2004934210","https://openalex.org/W2017370932","https://openalex.org/W2039097694","https://openalex.org/W2075188509","https://openalex.org/W2101039607","https://openalex.org/W2111859680","https://openalex.org/W2114621701","https://openalex.org/W2115403662","https://openalex.org/W2136224070","https://openalex.org/W2149930483","https://openalex.org/W2157764301","https://openalex.org/W2170266668","https://openalex.org/W2198157070","https://openalex.org/W2465668422","https://openalex.org/W2496254462","https://openalex.org/W2573856456","https://openalex.org/W2979801748","https://openalex.org/W3215556398","https://openalex.org/W4236524207","https://openalex.org/W6630625144","https://openalex.org/W6676732181","https://openalex.org/W6681949970"],"related_works":["https://openalex.org/W2009852498","https://openalex.org/W1991521745","https://openalex.org/W3004587385","https://openalex.org/W4220771873","https://openalex.org/W2109147260","https://openalex.org/W2786811717","https://openalex.org/W2069364674","https://openalex.org/W2062767191","https://openalex.org/W2117738807","https://openalex.org/W4231458110"],"abstract_inverted_index":{"Multi-threshold-voltage":[0],"complementary":[1],"metal-oxide":[2],"semiconductor":[3],"(MTCMOS)":[4],"technology":[5,132,140],"finds":[6],"a":[7,36,54,142],"wide":[8],"variety":[9],"of":[10,49,92,106,135],"applications":[11],"in":[12,17,39],"reducing":[13],"the":[14,27,32,40,44,47,50,63,73,75,81,89,93,103,107,129,136],"subthreshold-leakage":[15,41],"current":[16],"both":[18],"combinational":[19],"and":[20,77,80,119],"sequential":[21],"circuits.":[22],"This":[23],"is":[24,53,110],"due":[25],"to":[26,88,147],"fact":[28],"that":[29,62],"slightly":[30],"increasing":[31],"threshold":[33],"voltage":[34],"causes":[35],"dramatic":[37],"decrease":[38],"current.":[42],"However,":[43],"decision":[45],"on":[46,127],"sizing":[48],"sleep":[51,94,108],"transistor":[52,95,109],"critical":[55],"issue":[56],"because":[57],"there":[58],"are":[59,84,115,125],"various":[60],"trade-offs":[61],"designer":[64],"must":[65],"face":[66],"with":[67,86,96,141],"this":[68,71],"respect.":[69],"In":[70],"paper,":[72],"area,":[74],"static":[76],"dynamic-power":[78],"consumption,":[79],"time":[82],"delay":[83],"investigated":[85],"respect":[87],"aspect":[90],"ratio":[91],"compact-form":[97],"expressions":[98],"derived":[99],"for":[100,117],"them.":[101],"Accordingly,":[102],"optimal":[104],"size":[105],"determined":[111],"quantitatively.":[112],"The":[113,122],"results":[114,123],"discussed":[116],"NAND":[118],"NOR":[120],"gates.":[121],"obtained":[124],"based":[126],"adopting":[128],"Berkeley":[130],"predictive":[131],"model":[133],"(BPTM)":[134],"22":[137],"nm":[138],"CMOS":[139],"power-supply":[143],"voltage,":[144],"VDD,":[145],"equal":[146],"0.8":[148],"V.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-22T09:01:20.584952","created_date":"2025-10-10T00:00:00"}