{"id":"https://openalex.org/W7084144043","doi":"https://doi.org/10.1109/newcas64648.2025.11107129","title":"A Low-Power Analog Integrated Gaussian Function Circuit Using Source Degeneration and Bulk Biasing for ML Applications","display_name":"A Low-Power Analog Integrated Gaussian Function Circuit Using Source Degeneration and Bulk Biasing for ML Applications","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W7084144043","doi":"https://doi.org/10.1109/newcas64648.2025.11107129"},"language":"en","primary_location":{"id":"doi:10.1109/newcas64648.2025.11107129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas64648.2025.11107129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Vasileios Moustakas","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasileios Moustakas","raw_affiliation_strings":["National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Vassilis Alimisis","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vassilis Alimisis","raw_affiliation_strings":["National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Konstantinos Cheliotis","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Cheliotis","raw_affiliation_strings":["National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Andreas Papathanasiou","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Andreas Papathanasiou","raw_affiliation_strings":["National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":null,"display_name":"Paul P. Sotiriadis","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Paul P. Sotiriadis","raw_affiliation_strings":["National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,Department of Electrical and Computer Engineering,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":2.3204,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.90328481,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"321","last_page":"325"},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T11578","display_name":"Plant Pathogenic Bacteria Studies","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/1110","display_name":"Plant Science"},"field":{"id":"https://openalex.org/fields/11","display_name":"Agricultural and Biological Sciences"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T11578","display_name":"Plant Pathogenic Bacteria Studies","score":0.9807000160217285,"subfield":{"id":"https://openalex.org/subfields/1110","display_name":"Plant Science"},"field":{"id":"https://openalex.org/fields/11","display_name":"Agricultural and Biological Sciences"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12824","display_name":"Infections and bacterial resistance","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/1310","display_name":"Endocrinology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10900","display_name":"Listeria monocytogenes in Food Safety","score":0.001500000013038516,"subfield":{"id":"https://openalex.org/subfields/1305","display_name":"Biotechnology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8580999970436096},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.628600001335144},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5817000269889832},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5771999955177307},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.507099986076355},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4415999948978424},{"id":"https://openalex.org/keywords/current-source","display_name":"Current source","score":0.4318999946117401},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.43070000410079956},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4106999933719635}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8580999970436096},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.628600001335144},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5817000269889832},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5771999955177307},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5604000091552734},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.507099986076355},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4415999948978424},{"id":"https://openalex.org/C2781331714","wikidata":"https://www.wikidata.org/wiki/Q1163768","display_name":"Current source","level":3,"score":0.4318999946117401},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.43070000410079956},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4106999933719635},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.39489999413490295},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.39399999380111694},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.3846000134944916},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.3659999966621399},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36090001463890076},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3474000096321106},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3463999927043915},{"id":"https://openalex.org/C7218915","wikidata":"https://www.wikidata.org/wiki/Q1054475","display_name":"Gaussian function","level":3,"score":0.34299999475479126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32820001244544983},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.32519999146461487},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3176000118255615},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.3027999997138977},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3021000027656555},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30059999227523804},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.2994000017642975},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.28690001368522644},{"id":"https://openalex.org/C61326573","wikidata":"https://www.wikidata.org/wiki/Q1496376","display_name":"Gaussian process","level":3,"score":0.28139999508857727},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26910001039505005},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26249998807907104},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26159998774528503},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.259799987077713},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2558000087738037}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas64648.2025.11107129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas64648.2025.11107129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 23rd IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5646366477012634,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6836194214","display_name":null,"funder_award_id":"5154714","funder_id":"https://openalex.org/F4320327897","funder_display_name":"Max-Planck-Institut f\u00fcr Mathematik in den Naturwissenschaften"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320327897","display_name":"Max-Planck-Institut f\u00fcr Mathematik in den Naturwissenschaften","ror":"https://ror.org/00ez2he07"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1498820293","https://openalex.org/W2067379509","https://openalex.org/W2077386045","https://openalex.org/W2140576958","https://openalex.org/W2144543694","https://openalex.org/W2148056645","https://openalex.org/W2512804258","https://openalex.org/W2799611695","https://openalex.org/W2883593518","https://openalex.org/W2896122000","https://openalex.org/W2942886292","https://openalex.org/W2943535966","https://openalex.org/W2955596007","https://openalex.org/W3020141685","https://openalex.org/W3156191978","https://openalex.org/W3183405164","https://openalex.org/W3190071926","https://openalex.org/W3200687168","https://openalex.org/W4205409270","https://openalex.org/W4243832265","https://openalex.org/W4400229734"],"related_works":[],"abstract_inverted_index":{"An":[0],"ultra-low-power":[1],"(<tex":[2],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[3],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$2.75":[4],"n":[5],"W$</tex>),":[6],"low-voltage":[7],"(0.6":[8],"V)":[9],"analog":[10],"integrated":[11],"Gaussian":[12,57],"function":[13,58],"circuit":[14,117],"is":[15,86,96,113,118],"introduced,":[16],"utilizing":[17],"two":[18],"main":[19,122],"techniques":[20],"that":[21],"enhance":[22],"linearity,":[23],"robustness,":[24],"and":[25,36,43,53,66,73,95,98,115],"adjustability.":[26],"It":[27],"consists":[28],"of":[29,55,80],"a":[30,39,121,126],"differential":[31],"pair":[32],"with":[33,100,107],"source":[34],"degeneration":[35],"bulk":[37],"biasing,":[38],"symmetric":[40],"current":[41,47,67],"correlator,":[42],"an":[44],"NMOS":[45],"cascode":[46],"mirror.":[48],"The":[49,84],"height,":[50],"mean":[51],"value,":[52],"variance":[54],"the":[56,77,81,89,101,111,116],"curve":[59],"are":[60],"electronically":[61],"tuned":[62],"independently":[63],"using":[64,88],"voltage":[65],"biasing.":[68],"Both":[69],"post-layout":[70],"simulation":[71],"results":[72],"theoretical":[74],"analysis":[75],"confirm":[76],"proper":[78],"operation":[79],"proposed":[82],"circuit.":[83],"design":[85],"implemented":[87],"TSMC":[90],"65":[91],"nm":[92],"CMOS":[93],"process":[94],"simulated":[97],"verified":[99],"Cadence":[102],"IC":[103],"Suite.":[104],"A":[105],"comparison":[106],"related":[108],"works":[109],"in":[110,125],"literature":[112],"provided,":[114],"tested":[119],"as":[120],"building":[123],"block":[124],"real-world":[127],"classification":[128],"task.":[129]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}