{"id":"https://openalex.org/W4402571747","doi":"https://doi.org/10.1109/newcas58973.2024.10666342","title":"DCIM Compiler - Physical Design Generator","display_name":"DCIM Compiler - Physical Design Generator","publication_year":2024,"publication_date":"2024-06-16","ids":{"openalex":"https://openalex.org/W4402571747","doi":"https://doi.org/10.1109/newcas58973.2024.10666342"},"language":"en","primary_location":{"id":"doi:10.1109/newcas58973.2024.10666342","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/newcas58973.2024.10666342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 22nd IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046317279","display_name":"Zhewei Jiang","orcid":"https://orcid.org/0000-0002-7893-9208"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhewei Jiang","raw_affiliation_strings":["Platform & ASIC Research Lab, Nokia Bell Labs,NJ,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Platform & ASIC Research Lab, Nokia Bell Labs,NJ,USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067701823","display_name":"Hungkei Chow","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hungkei Chow","raw_affiliation_strings":["Platform & ASIC Research Lab, Nokia Bell Labs,NJ,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Platform & ASIC Research Lab, Nokia Bell Labs,NJ,USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063816223","display_name":"Dragan Samard\u017eija","orcid":"https://orcid.org/0000-0002-1763-6991"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dragan Samardzija","raw_affiliation_strings":["Platform & ASIC Research Lab, Nokia Bell Labs,NJ,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Platform & ASIC Research Lab, Nokia Bell Labs,NJ,USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.10970000177621841,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.10970000177621841,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.10859999805688858,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.09969999641180038,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8377643823623657},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7539637684822083},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.6417835354804993},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5873743891716003},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5069990158081055},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4786606729030609},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.40363848209381104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38361695408821106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29076921939849854},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.16247501969337463}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8377643823623657},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7539637684822083},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.6417835354804993},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5873743891716003},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5069990158081055},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4786606729030609},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.40363848209381104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38361695408821106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29076921939849854},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.16247501969337463},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas58973.2024.10666342","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/newcas58973.2024.10666342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 22nd IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2027130196","https://openalex.org/W2119985366","https://openalex.org/W3134526034","https://openalex.org/W4220922172","https://openalex.org/W4220990849","https://openalex.org/W4221038786"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W3146558274","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W4246454774","https://openalex.org/W2162051035","https://openalex.org/W1597127505"],"abstract_inverted_index":{"Accuracy":[0],"and":[1,63,79,116,167,176,195,200],"precision":[2,11,20,45,64],"requirements":[3],"in":[4,33,49,58,159,181],"machine":[5,34,46],"learning":[6,35,47],"applications":[7],"ranges":[8],"from":[9],"low":[10,44],"tasks":[12,48],"like":[13],"Binary":[14],"Neural":[15],"Network":[16],"inference":[17],"to":[18,30,103,191],"highly":[19,89],"floating-point":[21],"number":[22],"weight":[23],"training.":[24],"The":[25,37,163],"varying":[26],"specifications":[27],"have":[28],"led":[29],"many":[31],"directions":[32],"acceleration.":[36],"Compute-in-Memory":[38],"(CIM)":[39],"paradigm":[40],"initially":[41],"developed":[42],"for":[43,197],"analog":[50],"domain":[51,57],"has":[52],"recently":[53],"extended":[54],"into":[55],"digital":[56],"support":[59],"of":[60,77,81,96,107,142,153],"higher":[61],"accuracy":[62],"Vector-Matrix-Multiplication":[65],"(VMM)":[66],"operation.":[67],"To":[68,112],"cope":[69],"with":[70],"various":[71],"applications,":[72],"a":[73,97,108,121,155,182],"fully":[74],"automated":[75],"process":[76,180],"designing":[78],"implementation":[80],"custom":[82],"DCIM":[83,110,119,187],"(Digital":[84],"Compute-in-Memory)":[85],"circuits":[86],"is":[87,125],"therefore":[88],"desirable.":[90],"This":[91],"paper":[92],"presents":[93],"the":[94,126,139,143,192],"design":[95,106,123,141],"DCIM-compiler":[98,165],"that":[99,185],"can":[100],"be":[101,147],"used":[102],"generate":[104],"physical":[105,140,188],"customizable":[109],"macrocell.":[111],"achieve":[113],"an":[114],"energy":[115],"delay":[117],"optimized":[118,196],"design,":[120,173,189],"major":[122],"effort":[124],"large":[127],"adder":[128,134,169],"tree":[129,135,170],"circuits.":[130],"Since":[131],"most":[132],"efficient":[133],"structures":[136],"are":[137],"irregular,":[138],"corresponding":[144],"CIM":[145],"cannot":[146],"simply":[148],"constructed":[149],"by":[150],"mosaic":[151],"instantiation":[152],"cells;":[154],"technique":[156],"commonly":[157],"uses":[158],"regular":[160],"SRAM":[161],"compilers.":[162],"presented":[164],"combines":[166],"automates":[168],"construction,":[171],"schematic":[172],"circuit":[174],"synthesis":[175],"place":[177],"&":[178],"route":[179],"coordinated":[183],"flow":[184],"produces":[186],"according":[190],"user":[193],"specifications;":[194],"area,":[198],"power,":[199],"performance.":[201]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}