{"id":"https://openalex.org/W4402572073","doi":"https://doi.org/10.1109/newcas58973.2024.10666330","title":"Variation-Aware Design Methodology for SRAM-Based Multi-Bit Analog Compute-in-Memory Architecture","display_name":"Variation-Aware Design Methodology for SRAM-Based Multi-Bit Analog Compute-in-Memory Architecture","publication_year":2024,"publication_date":"2024-06-16","ids":{"openalex":"https://openalex.org/W4402572073","doi":"https://doi.org/10.1109/newcas58973.2024.10666330"},"language":"en","primary_location":{"id":"doi:10.1109/newcas58973.2024.10666330","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/newcas58973.2024.10666330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 22nd IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081698284","display_name":"Dinesh Kushwaha","orcid":"https://orcid.org/0000-0003-3446-5909"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dinesh Kushwaha","raw_affiliation_strings":["Indian Institute of Technology Roorkee,Electronics & Communication Engineering Department,Roorkee,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Roorkee,Electronics & Communication Engineering Department,Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajiv V Joshi","raw_affiliation_strings":["IBM T.J. Watson USA,Yorktown Heights,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson USA,Yorktown Heights,USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Indian Institute of Technology Roorkee,Electronics & Communication Engineering Department,Roorkee,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Roorkee,Electronics & Communication Engineering Department,Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064560509","display_name":"Sudeb Dasgupta","orcid":"https://orcid.org/0000-0002-4044-1594"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudeb Dasgupta","raw_affiliation_strings":["Indian Institute of Technology Roorkee,Electronics & Communication Engineering Department,Roorkee,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Roorkee,Electronics & Communication Engineering Department,Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18739728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"243","last_page":"247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7326027154922485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6740177869796753},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.6162452697753906},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5453304052352905},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5348073244094849},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4773305058479309},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.41934534907341003},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3431183695793152},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27441632747650146}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7326027154922485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6740177869796753},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.6162452697753906},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5453304052352905},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5348073244094849},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4773305058479309},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.41934534907341003},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3431183695793152},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27441632747650146},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas58973.2024.10666330","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/newcas58973.2024.10666330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 22nd IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1982515552","https://openalex.org/W2591601611","https://openalex.org/W2782511028","https://openalex.org/W2792893539","https://openalex.org/W2904299207","https://openalex.org/W2940858563","https://openalex.org/W3013826150","https://openalex.org/W3015432327","https://openalex.org/W3017968097","https://openalex.org/W3026786299","https://openalex.org/W3097655915","https://openalex.org/W3135906938","https://openalex.org/W3139521791","https://openalex.org/W3159353913","https://openalex.org/W3209241100","https://openalex.org/W4210923376","https://openalex.org/W4226402784","https://openalex.org/W4226477664","https://openalex.org/W4312951380","https://openalex.org/W4364296667","https://openalex.org/W4364856201","https://openalex.org/W4383501736","https://openalex.org/W4388145418"],"related_works":["https://openalex.org/W2386430105","https://openalex.org/W2356521405","https://openalex.org/W2026052914","https://openalex.org/W2149373426","https://openalex.org/W2154560316","https://openalex.org/W2001585562","https://openalex.org/W2105031241","https://openalex.org/W2077105843","https://openalex.org/W2112804590","https://openalex.org/W2904405156"],"abstract_inverted_index":{"Analog":[0],"compute-in-memory":[1],"(CIM)":[2],"architectures":[3,17],"are":[4,18,97],"energy-efficient":[5],"solutions":[6],"for":[7,85],"artificial":[8],"intelligence":[9],"(AI)":[10],"edge":[11],"processors.":[12],"The":[13,56,80,94],"high-precision":[14],"analog":[15,33,53],"CIM":[16,34,54],"sensitive":[19],"to":[20,50,76],"process,":[21],"voltage,":[22],"temperature":[23],"(PVT),":[24],"and":[25],"temporal":[26],"(aging)":[27],"variations.":[28],"Hence,":[29],"developing":[30],"a":[31,37,46],"reliable":[32],"architecture":[35],"is":[36,59,83],"big":[38],"challenge.":[39],"In":[40],"this":[41],"work,":[42],"we":[43],"have":[44],"proposed":[45],"variation-aware":[47],"design":[48,57,81],"methodology":[49,58,82],"develop":[51],"process-resilient":[52],"architecture.":[55],"validated":[60],"using":[61],"the":[62,67,77],"ResNet-20":[63],"ML":[64],"model":[65],"on":[66],"CIFAR-10":[68],"with":[69,88],"an":[70],"accuracy":[71],"drop":[72],"of":[73],"0.57%":[74],"compared":[75],"baseline":[78],"accuracy.":[79],"suitable":[84],"inference":[86],"applications":[87],"less":[89],"than":[90],"2%":[91],"modeling":[92],"error.":[93],"functional":[95],"simulations":[96],"performed":[98],"in":[99],"28":[100],"nm":[101],"CMOS":[102],"technology.":[103]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}