{"id":"https://openalex.org/W4385624914","doi":"https://doi.org/10.1109/newcas57931.2023.10198171","title":"Towards a CMOS-Process-Portable ReRAM PDK","display_name":"Towards a CMOS-Process-Portable ReRAM PDK","publication_year":2023,"publication_date":"2023-06-26","ids":{"openalex":"https://openalex.org/W4385624914","doi":"https://doi.org/10.1109/newcas57931.2023.10198171"},"language":"en","primary_location":{"id":"doi:10.1109/newcas57931.2023.10198171","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/newcas57931.2023.10198171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053537818","display_name":"Andrea Mifsud","orcid":"https://orcid.org/0000-0001-8997-1804"},"institutions":[{"id":"https://openalex.org/I4210109636","display_name":"NIHR Imperial Biomedical Research Centre","ror":"https://ror.org/01kmhx639","country_code":"GB","type":"facility","lineage":["https://openalex.org/I34931013","https://openalex.org/I4210109636"]},{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andrea Mifsud","raw_affiliation_strings":["Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT","Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I4210109636","https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017596402","display_name":"Timothy G. Constandinou","orcid":"https://orcid.org/0000-0001-9778-1162"},"institutions":[{"id":"https://openalex.org/I4210109636","display_name":"NIHR Imperial Biomedical Research Centre","ror":"https://ror.org/01kmhx639","country_code":"GB","type":"facility","lineage":["https://openalex.org/I34931013","https://openalex.org/I4210109636"]},{"id":"https://openalex.org/I4210126463","display_name":"UK Dementia Research Institute","ror":"https://ror.org/02wedp412","country_code":"GB","type":"facility","lineage":["https://openalex.org/I4210126463"]},{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Timothy G. Constandinou","raw_affiliation_strings":["Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT","Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College London, UK","Care Research & Technology Centre, UK Dementia Research Institute"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Electrical and Electronic Engineering,UK,SW7 2BT","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Centre for Bio-Inspired Technology, Institute of Biomedical Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I4210109636","https://openalex.org/I47508984"]},{"raw_affiliation_string":"Care Research & Technology Centre, UK Dementia Research Institute","institution_ids":["https://openalex.org/I4210126463"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0764634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"0","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.945488691329956},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7788423895835876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6006425023078918},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.4917629063129425},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4424033463001251},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4130394160747528},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3748222291469574},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3536548912525177},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29413893818855286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1923462450504303},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14733892679214478}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.945488691329956},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7788423895835876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6006425023078918},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.4917629063129425},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4424033463001251},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4130394160747528},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3748222291469574},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3536548912525177},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29413893818855286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1923462450504303},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14733892679214478},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas57931.2023.10198171","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/newcas57931.2023.10198171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[{"id":"https://openalex.org/G6097759542","display_name":null,"funder_award_id":"EP/R024642/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1594175465","https://openalex.org/W1985532277","https://openalex.org/W1997761795","https://openalex.org/W2008901850","https://openalex.org/W2018567233","https://openalex.org/W2020003503","https://openalex.org/W2022533666","https://openalex.org/W2025535306","https://openalex.org/W2065190825","https://openalex.org/W2086504641","https://openalex.org/W2107012212","https://openalex.org/W2112181056","https://openalex.org/W2126510429","https://openalex.org/W2162651880","https://openalex.org/W2290537806","https://openalex.org/W2329040051","https://openalex.org/W2583536366","https://openalex.org/W2611512961","https://openalex.org/W2949321944","https://openalex.org/W3097712026","https://openalex.org/W3101421194","https://openalex.org/W4312646512","https://openalex.org/W6784989486"],"related_works":["https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2054139911","https://openalex.org/W1577524679","https://openalex.org/W2162027152","https://openalex.org/W4230869547","https://openalex.org/W2489439822","https://openalex.org/W4237143391","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"With":[0],"CMOS":[1,110,175,191,233,281],"scaling":[2,63],"predicted":[3],"to":[4,25,66,193,198,206,243,267,285],"level":[5],"off,":[6],"more":[7],"focus":[8],"has":[9,74],"been":[10,265],"put":[11],"by":[12,172,178,236],"academia":[13],"and":[14,80,255],"industry":[15],"on":[16,124,132,249],"emerging":[17],"non-CMOS":[18],"devices.":[19],"Such":[20],"technologies":[21],"enable":[22],"complex":[23],"functionalities":[24],"be":[26,117,149,194],"included":[27],"with":[28,55,99,227,278],"reduced":[29],"space,":[30],"thus,":[31],"increasing":[32],"density.":[33],"ReRAM":[34,48,101,112,123,139,166,186,208,229,291],"is":[35,153,169,212,258,283],"one":[36],"such":[37],"technology,":[38,111],"capable":[39],"of":[40,70,88,107,126,138,156,201,274,289],"storing":[41],"information":[42,52],"as":[43,214,222],"a":[44,94,129,142,154,157,163,184,199,275],"resistive":[45],"state.":[46],"Current":[47],"crossbars":[49,65],"have":[50,121,264],"reached":[51],"density":[53],"comparable":[54],"state-of-the":[56],"art":[57],"3D-stacked":[58],"multilevel":[59],"NAND":[60,72],"flash.":[61],"However,":[62],"up":[64],"the":[67,84,89,100,108,173,179,189,207,215,220,228,232,237,246,269,287,290],"same":[68],"capacity":[69],"current":[71],"flash":[73],"its":[75,133],"challenges,":[76],"including":[77,252],"sneak":[78,90],"paths,":[79],"parasitic":[81],"elements":[82],"affecting":[83],"output.":[85],"One":[86],"solution":[87],"path":[91],"problem":[92],"adds":[93],"select":[95],"transistor":[96],"in":[97],"series":[98],"device.":[102],"By":[103],"taking":[104],"further":[105],"advantage":[106],"mature":[109],"interfacing":[113],"circuits":[114],"can":[115,148],"also":[116,170,259],"included.":[118],"Several":[119],"groups":[120],"integrated":[122],"top":[125,134],"CMOS,":[127],"using":[128],"BEOL":[130],"process":[131,144],"metal.":[135],"This":[136,181],"method":[137],"integration":[140],"facilitates":[141],"flexible":[143],"where":[145],"several":[146,250],"materials":[147],"trialed.":[150],"Consequently,":[151],"there":[152],"need":[155],"new":[158],"design":[159,270,273],"flow":[160],"that":[161,168],"includes":[162],"standalone,":[164],"custom":[165],"PDK":[167,176,187,221],"supported":[171],"underlying":[174,190],"provided":[177,235],"foundry.":[180,238],"work":[182],"presents":[183],"CMOS-process-portable":[185],"enabling":[188],"files":[192],"changed":[195],"(e.g.":[196],"due":[197],"change":[200],"foundry),":[202],"without":[203],"major":[204],"changes":[205],"aspect.":[209],"Cadence":[210],"Virtuoso":[211],"used":[213,284],"main":[216],"EDA":[217],"tool,":[218],"structuring":[219],"an":[223],"Incremental":[224],"Technology":[225],"Database":[226],"library":[230,234],"referencing":[231],"A":[239],"newly":[240],"developed":[241,266],"PCell":[242],"automatically":[244],"generate":[245],"layout":[247],"based":[248],"parameters":[251],"width,":[253],"length":[254],"DRC":[256],"constraints":[257],"presented.":[260],"Physical":[261],"verification":[262],"rules":[263],"finish":[268],"flow.":[271],"The":[272],"1T1R":[276],"cell":[277],"two":[279],"different":[280],"PDKs":[282],"demonstrate":[286],"effectiveness":[288],"PDK.":[292]},"counts_by_year":[],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}