{"id":"https://openalex.org/W4385624967","doi":"https://doi.org/10.1109/newcas57931.2023.10198168","title":"Evaluation of Secure Circuit Styles Using Unipolar Logic Gates","display_name":"Evaluation of Secure Circuit Styles Using Unipolar Logic Gates","publication_year":2023,"publication_date":"2023-06-26","ids":{"openalex":"https://openalex.org/W4385624967","doi":"https://doi.org/10.1109/newcas57931.2023.10198168"},"language":"en","primary_location":{"id":"doi:10.1109/newcas57931.2023.10198168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas57931.2023.10198168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://lirias.kuleuven.be/retrieve/cf1c4b3a-01a7-4adf-b9f6-48451a623094","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018488075","display_name":"Jelle Biesmans","orcid":"https://orcid.org/0000-0003-0653-1956"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Jelle Biesmans","raw_affiliation_strings":["KU Leuven,ES&S & imec-COSIC, ESAT,Diepenbeek,Belgium"],"affiliations":[{"raw_affiliation_string":"KU Leuven,ES&S & imec-COSIC, ESAT,Diepenbeek,Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044710002","display_name":"Kris Myny","orcid":"https://orcid.org/0000-0002-5230-495X"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Kris Myny","raw_affiliation_strings":["KU Leuven,ES&S & imec-COSIC, ESAT,Diepenbeek,Belgium","imec, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"KU Leuven,ES&S & imec-COSIC, ESAT,Diepenbeek,Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050888929","display_name":"Nele Mentens","orcid":"https://orcid.org/0000-0001-8753-7895"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]},{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE","NL"],"is_corresponding":false,"raw_author_name":"Nele Mentens","raw_affiliation_strings":["KU Leuven,ES&S & imec-COSIC, ESAT,Diepenbeek,Belgium","LIACS, Leiden University, Leiden, The Netherlands"],"affiliations":[{"raw_affiliation_string":"KU Leuven,ES&S & imec-COSIC, ESAT,Diepenbeek,Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"LIACS, Leiden University, Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018488075"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":0.1768,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55788261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6567260026931763},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6529281139373779},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5617520809173584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5478923916816711},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5338324904441833},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5135576725006104},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4750121533870697},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4705415368080139},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45609983801841736},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.44856569170951843},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.4477347731590271},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.42621874809265137},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4178295135498047},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3947374224662781},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3847624659538269},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37045446038246155},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3284556269645691},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.316186785697937},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1721765697002411},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1313410997390747},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10708963871002197}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6567260026931763},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6529281139373779},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5617520809173584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5478923916816711},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5338324904441833},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5135576725006104},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4750121533870697},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4705415368080139},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45609983801841736},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.44856569170951843},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.4477347731590271},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42621874809265137},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4178295135498047},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3947374224662781},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3847624659538269},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37045446038246155},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3284556269645691},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.316186785697937},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1721765697002411},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1313410997390747},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10708963871002197},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/newcas57931.2023.10198168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas57931.2023.10198168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/724032","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/724032","pdf_url":"https://lirias.kuleuven.be/retrieve/cf1c4b3a-01a7-4adf-b9f6-48451a623094","source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Northeast Workshop on Circuits and Systems, Edinburgh, United Kingdom, 26-28 June 2023","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/724032","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/724032","pdf_url":"https://lirias.kuleuven.be/retrieve/cf1c4b3a-01a7-4adf-b9f6-48451a623094","source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Northeast Workshop on Circuits and Systems, Edinburgh, United Kingdom, 26-28 June 2023","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4385624967.pdf"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1506423869","https://openalex.org/W1511843316","https://openalex.org/W1613874182","https://openalex.org/W1999589524","https://openalex.org/W2069389000","https://openalex.org/W2131465806","https://openalex.org/W2154909745","https://openalex.org/W3185602476","https://openalex.org/W4231098049","https://openalex.org/W4247239202","https://openalex.org/W4312607878","https://openalex.org/W4379115948","https://openalex.org/W6679516552","https://openalex.org/W6682554491","https://openalex.org/W6847133602"],"related_works":["https://openalex.org/W2373127312","https://openalex.org/W2082591327","https://openalex.org/W2179451952","https://openalex.org/W2152533674","https://openalex.org/W2370649629","https://openalex.org/W2155174752","https://openalex.org/W2006855068","https://openalex.org/W1601832081","https://openalex.org/W2142702094","https://openalex.org/W2158157809"],"abstract_inverted_index":{"A":[0],"high":[1],"level":[2],"of":[3,88,140,145],"resistance":[4],"against":[5],"power":[6,60,103],"analysis":[7,61],"attacks":[8],"can":[9],"be":[10,73],"achieved":[11],"with":[12,45,94],"secure":[13,18,63,89,112],"circuit":[14,19,64,90,113],"styles.":[15],"All":[16],"existing":[17,111],"styles":[20,65],"are":[21],"based":[22,66],"on":[23,56,67],"CMOS":[24,95],"logic,":[25],"using":[26],"both":[27],"p-type":[28],"and":[29,43,121],"n-type":[30],"transistors.":[31],"However,":[32],"emerging":[33],"technologies,":[34],"such":[35],"as":[36],"flexible":[37,57],"electronics,":[38],"achieve":[39],"optimal":[40],"price,":[41],"performance":[42],"reliability":[44],"n-type-only":[46],"unipolar":[47,68,100],"logic":[48,69,96],"gates.":[49,101],"Therefore,":[50],"in":[51,81,97],"order":[52],"to":[53,72,99,136],"protect":[54],"chips":[55],"foil":[58],"from":[59],"attacks,":[62],"gates":[70],"need":[71],"considered.":[74],"This":[75],"paper":[76,128],"presents":[77],"a":[78],"first":[79],"step":[80],"this":[82],"direction":[83],"by":[84],"applying":[85],"the":[86,134,138,141,146],"concepts":[87],"styles,":[91,114],"originally":[92],"designed":[93],"mind,":[98],"The":[102,127],"consumption":[104],"information":[105],"leakage":[106],"is":[107],"simulated":[108],"for":[109],"two":[110],"namely":[115],"Wave":[116],"Dynamic":[117],"Differential":[118],"Logic":[119,125],"(WDDL)":[120],"Masked":[122],"Dual-Rail":[123],"Pre-charge":[124],"(MDPL).":[126],"shows":[129],"that":[130],"especially":[131],"WDDL":[132],"has":[133],"potential":[135],"improve":[137],"security":[139],"design,":[142],"after":[143],"optimization":[144],"transistor":[147],"ratios.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}