{"id":"https://openalex.org/W4385624937","doi":"https://doi.org/10.1109/newcas57931.2023.10198121","title":"Verification of In-Memory Logic Design using ReRAM Crossbars","display_name":"Verification of In-Memory Logic Design using ReRAM Crossbars","publication_year":2023,"publication_date":"2023-06-26","ids":{"openalex":"https://openalex.org/W4385624937","doi":"https://doi.org/10.1109/newcas57931.2023.10198121"},"language":"en","primary_location":{"id":"doi:10.1109/newcas57931.2023.10198121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas57931.2023.10198121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088951659","display_name":"Kamalika Datta","orcid":"https://orcid.org/0000-0003-1191-998X"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]},{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kamalika Datta","raw_affiliation_strings":["German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","Institute of Computer Science, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067947249","display_name":"Arighna Deb","orcid":"https://orcid.org/0000-0002-2993-3184"},"institutions":[{"id":"https://openalex.org/I67357951","display_name":"KIIT University","ror":"https://ror.org/00k8zt527","country_code":"IN","type":"education","lineage":["https://openalex.org/I67357951"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arighna Deb","raw_affiliation_strings":["Kalinga Institute of Industrial Technology,Bhubaneswar,India","Kalinga Institute of Industrial Technology, Bhubaneswar, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kalinga Institute of Industrial Technology,Bhubaneswar,India","institution_ids":["https://openalex.org/I67357951"]},{"raw_affiliation_string":"Kalinga Institute of Industrial Technology, Bhubaneswar, India","institution_ids":["https://openalex.org/I67357951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078079773","display_name":"Fatemeh Shirinzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fatemeh Shirinzadeh","raw_affiliation_strings":["Institute of Computer Science, University of Bremen,Germany","Institute of Computer Science, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen,Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080636091","display_name":"Abhoy Kole","orcid":"https://orcid.org/0000-0002-2300-267X"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abhoy Kole","raw_affiliation_strings":["German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069467241","display_name":"Saeideh Shirinzadeh","orcid":"https://orcid.org/0000-0002-8824-1428"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]},{"id":"https://openalex.org/I4210131336","display_name":"Fraunhofer Institute for Systems and Innovation Research","ror":"https://ror.org/03vyq6t71","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210131336","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saeideh Shirinzadeh","raw_affiliation_strings":["German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","Fraunhofer Institute for Systems and Innovation Research(ISI), Karlsruhe, Germany","German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"Fraunhofer Institute for Systems and Innovation Research(ISI), Karlsruhe, Germany","institution_ids":["https://openalex.org/I4210131336"]},{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]},{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","Institute of Computer Science, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI),Bremen,Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6226,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.8088453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.759801983833313},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6592502593994141},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5126633048057556},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.48586151003837585},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.461119145154953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43240439891815186},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.36498111486434937},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.31695330142974854},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30715563893318176},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10379400849342346},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09761178493499756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09701964259147644}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.759801983833313},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6592502593994141},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5126633048057556},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.48586151003837585},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.461119145154953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43240439891815186},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36498111486434937},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.31695330142974854},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30715563893318176},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10379400849342346},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09761178493499756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09701964259147644},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/newcas57931.2023.10198121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas57931.2023.10198121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/452023","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/452023","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1776822698","https://openalex.org/W2025674646","https://openalex.org/W2081729575","https://openalex.org/W2112173236","https://openalex.org/W2112181056","https://openalex.org/W2286699138","https://openalex.org/W2407339173","https://openalex.org/W2433160560","https://openalex.org/W2546945562","https://openalex.org/W2750945255","https://openalex.org/W2793101555","https://openalex.org/W2896971879","https://openalex.org/W3210970880","https://openalex.org/W4313484776","https://openalex.org/W4318686686"],"related_works":["https://openalex.org/W2105593427","https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W2108860137","https://openalex.org/W3209085687","https://openalex.org/W2125238773","https://openalex.org/W2153955347","https://openalex.org/W2533078207","https://openalex.org/W1928822090"],"abstract_inverted_index":{"Resistive":[0],"Random":[1],"Access":[2],"Memory":[3],"(ReRAM)":[4],"technologies":[5],"enable":[6],"the":[7,41,44,55,85,111,128],"development":[8],"of":[9,43,58,87,115,140],"innovative":[10],"architectures":[11],"for":[12,27,69,120,130,144,151],"in-memory":[13],"computing.":[14],"Many":[15],"logic":[16,91,102],"design":[17,103,112],"styles,":[18,104],"like":[19,105],"Imply,":[20],"Magic":[21],"or":[22,107],"Majority,":[23],"have":[24,78],"been":[25,38,79],"explored":[26],"mapping":[28,45],"Boolean":[29],"functions":[30],"to":[31,40,53,100],"ReRAM":[32,123],"crossbars.":[33],"However,":[34,93],"little":[35],"attention":[36],"has":[37],"given":[39],"verification":[42,64,86,118,142],"process.":[46],"Simulation":[47],"based":[48],"approaches":[49],"can":[50,66],"be":[51,97],"used":[52],"check":[54],"functional":[56],"correctness":[57],"smaller":[59],"designs,":[60,146],"but":[61],"only":[62],"formal":[63],"techniques":[65,95,119,143],"ensure":[67],"completeness":[68],"larger":[70],"designs.":[71],"Some":[72],"initial":[73],"works":[74],"in":[75],"this":[76,134],"area":[77],"proposed,":[80],"which":[81],"specifically":[82],"focus":[83],"on":[84],"micro-operations":[88],"using":[89,122],"majority-based":[90],"design.":[92],"these":[94],"cannot":[96],"directly":[98],"applied":[99],"other":[101],"Imply":[106],"Magic.":[108],"This":[109],"necessitates":[110],"and":[113,125,147],"exploration":[114],"more":[116],"general":[117],"logic-in-memory":[121,145],"crossbars,":[124],"opens":[126],"up":[127],"scope":[129],"further":[131],"investigation.":[132],"In":[133],"paper,":[135],"we":[136],"provide":[137],"an":[138],"overview":[139],"existing":[141],"also":[148],"discuss":[149],"directions":[150],"future":[152],"work.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}