{"id":"https://openalex.org/W4385624903","doi":"https://doi.org/10.1109/newcas57931.2023.10198064","title":"Triple Clock Boosted Voltage Multiplier: A Design Strategy to Heavily Reduce Rise Time","display_name":"Triple Clock Boosted Voltage Multiplier: A Design Strategy to Heavily Reduce Rise Time","publication_year":2023,"publication_date":"2023-06-26","ids":{"openalex":"https://openalex.org/W4385624903","doi":"https://doi.org/10.1109/newcas57931.2023.10198064"},"language":"en","primary_location":{"id":"doi:10.1109/newcas57931.2023.10198064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas57931.2023.10198064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053193169","display_name":"Andrea Ballo","orcid":"https://orcid.org/0000-0003-1192-0104"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Ballo","raw_affiliation_strings":["DIEEI – Università di Catania Viale Andrea Doria 6,Catania,Italy,I-95125"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEEI – Università di Catania Viale Andrea Doria 6,Catania,Italy,I-95125","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078615947","display_name":"Alfio Dario Grasso","orcid":"https://orcid.org/0000-0002-5707-9683"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alfio Dario Grasso","raw_affiliation_strings":["DIEEI – Università di Catania Viale Andrea Doria 6,Catania,Italy,I-95125"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEEI – Università di Catania Viale Andrea Doria 6,Catania,Italy,I-95125","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEEI – Università di Catania Viale Andrea Doria 6,Catania,Italy,I-95125"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEEI – Università di Catania Viale Andrea Doria 6,Catania,Italy,I-95125","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":1.3079,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.77223181,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.6559500694274902},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.650414764881134},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.634475827217102},{"id":"https://openalex.org/keywords/booster","display_name":"Booster (rocketry)","score":0.6104586720466614},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6034045219421387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5761749744415283},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5405352115631104},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5320136547088623},{"id":"https://openalex.org/keywords/voltage-multiplier","display_name":"Voltage multiplier","score":0.4911353290081024},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4887792766094208},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.449318528175354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32803672552108765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.231115460395813},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.13950076699256897},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.12141010165214539},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09747600555419922}],"concepts":[{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.6559500694274902},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.650414764881134},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.634475827217102},{"id":"https://openalex.org/C203165030","wikidata":"https://www.wikidata.org/wiki/Q741745","display_name":"Booster (rocketry)","level":2,"score":0.6104586720466614},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6034045219421387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5761749744415283},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5405352115631104},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5320136547088623},{"id":"https://openalex.org/C85663104","wikidata":"https://www.wikidata.org/wiki/Q1559714","display_name":"Voltage multiplier","level":5,"score":0.4911353290081024},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4887792766094208},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.449318528175354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32803672552108765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.231115460395813},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.13950076699256897},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.12141010165214539},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09747600555419922},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas57931.2023.10198064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas57931.2023.10198064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1970559096","https://openalex.org/W2079182753","https://openalex.org/W2096137495","https://openalex.org/W2105903359","https://openalex.org/W2108213084","https://openalex.org/W2111323554","https://openalex.org/W2117699568","https://openalex.org/W2130234727","https://openalex.org/W2162922645","https://openalex.org/W2332643802","https://openalex.org/W2593474572","https://openalex.org/W2601513460","https://openalex.org/W2737141984","https://openalex.org/W2911863170","https://openalex.org/W2980494871","https://openalex.org/W3004999427","https://openalex.org/W3035619213","https://openalex.org/W3045987695","https://openalex.org/W3047268338","https://openalex.org/W3048219852","https://openalex.org/W3082872849","https://openalex.org/W3145497869","https://openalex.org/W4293150037","https://openalex.org/W4293768811","https://openalex.org/W4313132403","https://openalex.org/W6841849962"],"related_works":["https://openalex.org/W2298819070","https://openalex.org/W746547021","https://openalex.org/W2981627373","https://openalex.org/W2045728832","https://openalex.org/W2390597711","https://openalex.org/W1994310368","https://openalex.org/W2094533643","https://openalex.org/W4281720797","https://openalex.org/W3031092586","https://openalex.org/W2041621182"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,10],"Dickson":[4],"voltage":[5,12,27],"multiplier":[6],"topology":[7],"which":[8],"includes":[9],"triple":[11],"booster":[13],"to":[14],"achieve":[15],"better":[16],"performance":[17],"in":[18],"terms":[19],"of":[20,60],"speed":[21],"at":[22],"the":[23,42,46,54,58,61,71,76],"same":[24],"maximum":[25],"output":[26],"and":[28],"silicon-occupied":[29],"area.":[30],"The":[31,51],"proposed":[32,62],"solution":[33],"comes":[34],"with":[35,53],"an":[36],"optimization":[37],"design":[38,56],"strategy":[39],"that":[40],"maximizes":[41],"advantages":[43],"given":[44],"by":[45,69,74,81],"applied":[47],"clock":[48],"boosting":[49],"technique.":[50],"comparison":[52,65],"conventional":[55],"demonstrates":[57],"effectiveness":[59],"solution.":[63],"Such":[64],"is":[66],"carried":[67],"out":[68],"simulating":[70],"two":[72],"topologies":[73],"using":[75],"65-nm":[77],"CMOS":[78],"technology":[79],"provided":[80],"STMicroelectronics.":[82]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}