{"id":"https://openalex.org/W4292072793","doi":"https://doi.org/10.1109/newcas52662.2022.9842100","title":"A Logic Cell Design and routing Methodology Specific to VNWFET","display_name":"A Logic Cell Design and routing Methodology Specific to VNWFET","publication_year":2022,"publication_date":"2022-06-19","ids":{"openalex":"https://openalex.org/W4292072793","doi":"https://doi.org/10.1109/newcas52662.2022.9842100"},"language":"en","primary_location":{"id":"doi:10.1109/newcas52662.2022.9842100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas52662.2022.9842100","pdf_url":null,"source":{"id":"https://openalex.org/S4363608492","display_name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041350384","display_name":"Arnaud Poittevin","orcid":null},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I2800958632","display_name":"Institut des Nanotechnologies de Lyon","ror":"https://ror.org/04jsk0b74","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I2800958632","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arnaud Poittevin","raw_affiliation_strings":["Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France","institution_ids":["https://openalex.org/I2800958632","https://openalex.org/I100532134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057554410","display_name":"Ian O\u2019Connor","orcid":"https://orcid.org/0000-0002-6238-9600"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I2800958632","display_name":"Institut des Nanotechnologies de Lyon","ror":"https://ror.org/04jsk0b74","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I2800958632","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ian O\u2019Connor","raw_affiliation_strings":["Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France","institution_ids":["https://openalex.org/I2800958632","https://openalex.org/I100532134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069624747","display_name":"C\u00e9dric Marchand","orcid":"https://orcid.org/0000-0002-2546-6662"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I2800958632","display_name":"Institut des Nanotechnologies de Lyon","ror":"https://ror.org/04jsk0b74","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I2800958632","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C\u00e9dric Marchand","raw_affiliation_strings":["Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France","institution_ids":["https://openalex.org/I2800958632","https://openalex.org/I100532134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074986688","display_name":"Alberto Bosio","orcid":"https://orcid.org/0000-0001-6116-7339"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I2800958632","display_name":"Institut des Nanotechnologies de Lyon","ror":"https://ror.org/04jsk0b74","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I2800958632","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alberto Bosio","raw_affiliation_strings":["Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Heterogeneous System Design Lyon Institute of Nanotechnology (INL),Lyon,France","institution_ids":["https://openalex.org/I2800958632","https://openalex.org/I100532134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088672720","display_name":"Cristell Maneux","orcid":"https://orcid.org/0000-0001-9125-5372"},"institutions":[{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Cristell Maneux","raw_affiliation_strings":["Institut de l’intégration du Matériau au Système (IMS),Bordeaux,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut de l’intégration du Matériau au Système (IMS),Bordeaux,France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046300816","display_name":"C. Mukherjee","orcid":"https://orcid.org/0000-0002-8206-2779"},"institutions":[{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Chhandak Mukherjee","raw_affiliation_strings":["Institut de l’intégration du Matériau au Système (IMS),Bordeaux,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut de l’intégration du Matériau au Système (IMS),Bordeaux,France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039115636","display_name":"Guilhem Larrieu","orcid":"https://orcid.org/0000-0001-5157-2277"},"institutions":[{"id":"https://openalex.org/I190497903","display_name":"Laboratoire d'Analyse et d'Architecture des Syst\u00e8mes","ror":"https://ror.org/03vcm6439","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I190497903","https://openalex.org/I193033237","https://openalex.org/I196454796","https://openalex.org/I205747304","https://openalex.org/I4210095849","https://openalex.org/I4210152422","https://openalex.org/I4210159245","https://openalex.org/I4405258862","https://openalex.org/I4405259414"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Guilhem Larrieu","raw_affiliation_strings":["Laboratoire d’Analyse et d’Architecture des Systèmes (LAAS),Toulouse,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d’Analyse et d’Architecture des Systèmes (LAAS),Toulouse,France","institution_ids":["https://openalex.org/I190497903"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101997626","display_name":"Abhishek Kumar","orcid":"https://orcid.org/0000-0002-9355-3354"},"institutions":[{"id":"https://openalex.org/I190497903","display_name":"Laboratoire d'Analyse et d'Architecture des Syst\u00e8mes","ror":"https://ror.org/03vcm6439","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I190497903","https://openalex.org/I193033237","https://openalex.org/I196454796","https://openalex.org/I205747304","https://openalex.org/I4210095849","https://openalex.org/I4210152422","https://openalex.org/I4210159245","https://openalex.org/I4405258862","https://openalex.org/I4405259414"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Abhishek Kumar","raw_affiliation_strings":["Laboratoire d’Analyse et d’Architecture des Systèmes (LAAS),Toulouse,France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d’Analyse et d’Architecture des Systèmes (LAAS),Toulouse,France","institution_ids":["https://openalex.org/I190497903"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09205758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"460","last_page":"464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6754629611968994},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6523668766021729},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5904178619384766},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.575843334197998},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5628791451454163},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5485419631004333},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.512500524520874},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.49348390102386475},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47559842467308044},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4466860890388489},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4444100558757782},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4285547435283661},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4267820715904236},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3518607020378113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26911112666130066},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.227859228849411},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22346854209899902},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.186730295419693},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11132723093032837},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09309127926826477}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6754629611968994},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6523668766021729},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5904178619384766},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.575843334197998},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5628791451454163},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5485419631004333},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.512500524520874},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.49348390102386475},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47559842467308044},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4466860890388489},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4444100558757782},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4285547435283661},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4267820715904236},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3518607020378113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26911112666130066},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.227859228849411},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22346854209899902},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.186730295419693},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11132723093032837},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09309127926826477},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/newcas52662.2022.9842100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas52662.2022.9842100","pdf_url":null,"source":{"id":"https://openalex.org/S4363608492","display_name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03765083v1","is_oa":false,"landing_page_url":"https://hal.archives-ouvertes.fr/hal-03765083","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS)","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:HAL:hal-03864493v1","is_oa":false,"landing_page_url":"https://hal.science/hal-03864493","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS), Jun 2022, Quebec City, Canada. pp.460-464, ⟨10.1109/NEWCAS52662.2022.9842100⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:oskar-bordeaux.fr:20.500.12278/172116","is_oa":false,"landing_page_url":"https://oskar-bordeaux.fr/handle/20.500.12278/172116","pdf_url":null,"source":{"id":"https://openalex.org/S4306402569","display_name":"Oskar-Bordeaux (Universite de Bordeaux)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication dans un congr\u00e8s avec actes"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G8750842850","display_name":"Logic Elementary Gate Overstacked","funder_award_id":"ANR-18-CE24-0005","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2036235611","https://openalex.org/W2080117192","https://openalex.org/W2119378720","https://openalex.org/W2161510970","https://openalex.org/W2335323383","https://openalex.org/W2340211963","https://openalex.org/W3033767603","https://openalex.org/W3132412938","https://openalex.org/W3167976510"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W3211857759","https://openalex.org/W2066616140","https://openalex.org/W2135308224","https://openalex.org/W2045408571","https://openalex.org/W2337636225","https://openalex.org/W1596716095","https://openalex.org/W2623440917","https://openalex.org/W2154454108","https://openalex.org/W2151657833"],"abstract_inverted_index":{"New":[0],"emerging":[1],"Vertical":[2],"NanoWire":[3],"Field-Effect":[4],"Transistors":[5],"(VNWFET)":[6],"appear":[7],"promising":[8],"for":[9,51],"compact":[10],"energy":[11],"efficient":[12],"computing":[13],"architectures,":[14],"still,":[15],"we":[16,88],"notice":[17],"a":[18,31,48,53],"lack":[19],"of":[20,34,37,74,137],"technology":[21],"aware":[22],"and":[23,77,82,101,117,133],"coherent":[24],"design":[25,80,86,140],"methodologies.":[26],"Such":[27],"tools":[28],"would":[29],"enable":[30],"thorough":[32],"exploration":[33],"the":[35,42,91,103,135,138],"benefits":[36],"these":[38],"new":[39],"technologies":[40],"at":[41],"circuit":[43],"level.":[44],"This":[45],"paper":[46],"explores":[47],"complete":[49],"methodology":[50,60],"designing":[52],"logic":[54,63,94,130],"cell":[55,83,131],"library":[56],"using":[57,110,115],"VNWFET.":[58],"The":[59,106,124],"includes":[61],"low-level":[62],"cells":[64,108],"Technology":[65],"Computer":[66],"Aided":[67],"Design":[68],"(TCAD)":[69],"simulations,":[70],"Parasitic":[71],"Extraction":[72],"(PEX)":[73],"predictive":[75],"devices":[76],"3D":[78],"physical":[79],"rules":[81],"generation.In":[84],"this":[85,111],"method,":[87],"focus":[89],"on":[90,120,129],"standard":[92],"CMOS":[93],"cells,":[95],"with":[96],"up":[97],"to":[98],"12":[99],"transistors":[100],"detail":[102],"inter-transistor":[104],"routing.":[105],"various":[107],"generated":[109],"method":[112],"are":[113],"tested":[114],"TCAD":[116],"selected":[118],"based":[119],"their":[121],"PEX":[122],"results.":[123],"whole":[125],"process":[126],"is":[127],"performed":[128],"examples":[132],"in":[134,146],"light":[136],"current":[139],"context,":[141],"results":[142],"show":[143],"an":[144],"improvement":[145],"footprint":[147],"area":[148],"optimization.":[149]},"counts_by_year":[],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}