{"id":"https://openalex.org/W3001576521","doi":"https://doi.org/10.1109/newcas44328.2019.8961269","title":"All-Digital Phase-Locked Loop Arrays: Investigation of Synchronisation and Jitter Performance through FPGA Prototyping","display_name":"All-Digital Phase-Locked Loop Arrays: Investigation of Synchronisation and Jitter Performance through FPGA Prototyping","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W3001576521","doi":"https://doi.org/10.1109/newcas44328.2019.8961269","mag":"3001576521"},"language":"en","primary_location":{"id":"doi:10.1109/newcas44328.2019.8961269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas44328.2019.8961269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031376924","display_name":"Eugene Koskin","orcid":"https://orcid.org/0000-0002-4253-0312"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Eugene Koskin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland","School of Electrical and Electronic Engineering, University College Dublin, Belfield, Dublin 4, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Belfield, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074395223","display_name":"Pierre Bisiaux","orcid":"https://orcid.org/0000-0001-7111-4337"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Pierre Bisiaux","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland","School of Electrical and Electronic Engineering, University College Dublin, Belfield, Dublin 4, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Belfield, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["LIP6 Lab, Sorbonne Université,4 place Jussieu, Paris Cedex 05,France,75252","LIP6 Lab, Sorbonne Universit\u00e9, 4 place Jussieu, Paris Cedex 05, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Lab, Sorbonne Université,4 place Jussieu, Paris Cedex 05,France,75252","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"LIP6 Lab, Sorbonne Universit\u00e9, 4 place Jussieu, Paris Cedex 05, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001003834","display_name":"Elena Blokhina","orcid":"https://orcid.org/0000-0002-4164-4350"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Elena Blokhina","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland","School of Electrical and Electronic Engineering, University College Dublin, Belfield, Dublin 4, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin,Belfield, Dublin 4,Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Belfield, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3633,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6326721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9034964442253113},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7350246906280518},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6396790742874146},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5725029110908508},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5044018030166626},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.47986263036727905},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.4746739864349365},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.456922322511673},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4305817484855652},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2987300753593445},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19853147864341736},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.17614591121673584},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15088307857513428},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09150886535644531},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08381977677345276},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07705116271972656}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9034964442253113},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7350246906280518},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6396790742874146},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5725029110908508},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5044018030166626},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.47986263036727905},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.4746739864349365},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.456922322511673},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4305817484855652},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2987300753593445},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19853147864341736},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.17614591121673584},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15088307857513428},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09150886535644531},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08381977677345276},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07705116271972656},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas44328.2019.8961269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas44328.2019.8961269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1505073236","https://openalex.org/W2008240724","https://openalex.org/W2019861006","https://openalex.org/W2036730068","https://openalex.org/W2100871735","https://openalex.org/W2135663303","https://openalex.org/W2137807823","https://openalex.org/W2171179450","https://openalex.org/W2292034224","https://openalex.org/W2547192377","https://openalex.org/W2552520915","https://openalex.org/W2615256103","https://openalex.org/W2753327552","https://openalex.org/W2793340579","https://openalex.org/W2794241492","https://openalex.org/W2809335106","https://openalex.org/W6652467747"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2353997301","https://openalex.org/W150743853","https://openalex.org/W1996470876","https://openalex.org/W2121671327","https://openalex.org/W2014849399","https://openalex.org/W1968175102","https://openalex.org/W2083384480","https://openalex.org/W2301158783"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,67],"study":[4],"the":[5,20,29,35,39,50,71,79,82,87,94],"propagation":[6],"of":[7,19,26,49,73,99],"timing":[8],"error":[9],"in":[10],"a":[11,23,57,74,102],"synchronous":[12],"All-Digital":[13],"Phase-Locked":[14],"Loop":[15],"network.":[16],"The":[17,47],"architecture":[18],"network":[21,51],"represents":[22],"linear":[24],"array":[25],"oscillators,":[27],"where":[28],"first":[30],"oscillator":[31,59,76],"is":[32,52,105],"considered":[33],"as":[34,43],"reference":[36,83],"oscillator,":[37],"and":[38,60,85],"others":[40],"are":[41],"implemented":[42],"digitally":[44],"controlled":[45,58,75],"oscillators.":[46],"synchronisation":[48],"achieved":[53],"through":[54],"interactions":[55],"between":[56],"its":[61],"closest":[62],"neighbours.":[63],"Using":[64],"FPGA":[65,111],"prototyping,":[66],"have":[68],"shown":[69],"that":[70,86],"jitter":[72],"saturates":[77],"with":[78,101],"distance":[80],"from":[81],"oscillators":[84],"bidirectional":[88],"topology":[89],"has":[90],"better":[91],"performance":[92],"than":[93],"unidirectional":[95],"topology.":[96],"A":[97],"comparison":[98],"measurements":[100],"theoretical":[103],"model":[104],"carried":[106],"out":[107],"to":[108],"verify":[109],"our":[110],"prototyping":[112],"framework.":[113]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}