{"id":"https://openalex.org/W2908417499","doi":"https://doi.org/10.1109/newcas.2018.8585570","title":"Area-Aware Design of Static CMOS Complex Gates","display_name":"Area-Aware Design of Static CMOS Complex Gates","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2908417499","doi":"https://doi.org/10.1109/newcas.2018.8585570","mag":"2908417499"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2018.8585570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2018.8585570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070246186","display_name":"Maicon S. Cardoso","orcid":"https://orcid.org/0000-0002-8967-7864"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Maicon S. Cardoso","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041919625","display_name":"Gustavo H. Smaniotto","orcid":"https://orcid.org/0000-0002-0862-3910"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gustavo H. Smaniotto","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063386369","display_name":"Andrei A. O. Bubolz","orcid":"https://orcid.org/0000-0002-0116-9946"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andrei A. O. Bubolz","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. da Rosa Junior","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104022453","display_name":"Felipe Souza Marques","orcid":"https://orcid.org/0000-0003-4193-8567"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. de Marques","raw_affiliation_strings":["Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits, Federal University of Pelotas, Pelotas Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5070246186"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15418914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"282","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6954176425933838},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6202941536903381},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6088672876358032},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5939971208572388},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5838384032249451},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5162625312805176},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.515510082244873},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5124107003211975},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4624024033546448},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4381488561630249},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4302513897418976},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3796566426753998},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.351063996553421},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25647976994514465},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18497374653816223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18372544646263123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17270642518997192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17189878225326538},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06951984763145447}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6954176425933838},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6202941536903381},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6088672876358032},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5939971208572388},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5838384032249451},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5162625312805176},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.515510082244873},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5124107003211975},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4624024033546448},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4381488561630249},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4302513897418976},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3796566426753998},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.351063996553421},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25647976994514465},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18497374653816223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18372544646263123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17270642518997192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17189878225326538},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06951984763145447},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2018.8585570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2018.8585570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W574738980","https://openalex.org/W2015987974","https://openalex.org/W2018989845","https://openalex.org/W2031298013","https://openalex.org/W2040537281","https://openalex.org/W2071496445","https://openalex.org/W2088115909","https://openalex.org/W2116118782","https://openalex.org/W2121655825","https://openalex.org/W2144613608","https://openalex.org/W2146115382","https://openalex.org/W2183797205","https://openalex.org/W2339316448"],"related_works":["https://openalex.org/W2072989701","https://openalex.org/W1738647919","https://openalex.org/W3000179092","https://openalex.org/W1986774039","https://openalex.org/W2050511294","https://openalex.org/W2118321428","https://openalex.org/W2765435638","https://openalex.org/W6024065","https://openalex.org/W2098419840","https://openalex.org/W2766377030"],"abstract_inverted_index":{"Concerning":[0],"the":[1,22,35,39,44,51,57,89,92,100,103,114,144,150,153],"digital":[2],"VLSI":[3],"design,":[4],"recent":[5],"papers":[6],"have":[7,123],"pointed":[8],"several":[9],"optimizations":[10,140],"in":[11,38,91],"circuits":[12,97],"composed":[13],"of":[14,34,76,95,102,117,135,152],"Static":[15],"CMOS":[16],"Complex":[17],"Gates":[18],"when":[19,141],"compared":[20,142],"to":[21,69,143],"widely":[23],"applied":[24],"standard":[25],"cell":[26],"library":[27],"project":[28],"based.":[29],"In":[30,84],"this":[31,65,85],"scenario,":[32],"one":[33],"major":[36],"steps":[37],"complex":[40,145],"gate":[41,146],"design":[42,116],"is":[43],"transistor":[45,105],"network":[46,106],"generation,":[47],"responsible":[48],"for":[49,113],"delivering":[50],"specialized":[52],"logic":[53,115],"arrangement":[54],"that":[55,63,125],"implements":[56],"desired":[58],"Boolean":[59],"function.":[60],"The":[61,121],"methodologies":[62],"perform":[64],"task":[66],"typically":[67],"aims":[68],"obtain":[70],"solutions":[71],"with":[72,131],"a":[73,110,132],"fewer":[74],"number":[75,134],"transistors,":[77,136],"since":[78],"it":[79],"potentially":[80],"produces":[81],"optimized":[82],"circuits.":[83],"paper":[86],"we":[87],"analyze":[88],"impact":[90],"layout":[93],"area":[94],"non-planar":[96],"obtained":[98],"through":[99],"state":[101,151],"art":[104,154],"generation":[107],"methodology,":[108],"proposing":[109],"new":[111],"approach":[112],"these":[118],"specific":[119],"cells.":[120],"results":[122],"shown":[124],"our":[126],"method,":[127],"even":[128],"producing":[129],"versions":[130],"larger":[133],"can":[137],"achieve":[138],"geometrical":[139],"cells":[147],"generated":[148],"under":[149],"methodology.":[155]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}