{"id":"https://openalex.org/W2891465786","doi":"https://doi.org/10.1109/newcas.2018.8585494","title":"Utilizing Dynamic Partial Reconfiguration to Reduce the Cost of FPGA Debugging","display_name":"Utilizing Dynamic Partial Reconfiguration to Reduce the Cost of FPGA Debugging","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2891465786","doi":"https://doi.org/10.1109/newcas.2018.8585494","mag":"2891465786"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2018.8585494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2018.8585494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089926026","display_name":"Islam Ahmed","orcid":"https://orcid.org/0009-0009-0223-5149"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":true,"raw_author_name":"Islam Ahmed","raw_affiliation_strings":["IC Verification Solutions, Mentor Graphics, a Siemens Business, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"IC Verification Solutions, Mentor Graphics, a Siemens Business, Cairo, Egypt","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080510386","display_name":"Ahmed Kamaleldin","orcid":"https://orcid.org/0000-0002-7446-7741"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Kamaleldin","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063929219","display_name":"Hassan Mostafa","orcid":"https://orcid.org/0000-0003-0043-5007"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hassan Mostafa","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012834813","display_name":"Ahmed N. Mohieldin","orcid":"https://orcid.org/0000-0001-7500-4514"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Nader Mohieldin","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089926026"],"corresponding_institution_ids":["https://openalex.org/I105695857"],"apc_list":null,"apc_paid":null,"fwci":0.515,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67715869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"205","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8310946226119995},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.796704888343811},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7912420034408569},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7696841955184937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6881043910980225},{"id":"https://openalex.org/keywords/logic-analyzer","display_name":"Logic analyzer","score":0.6408160924911499},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.529396653175354},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5141556262969971},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.49168044328689575},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46502184867858887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4329510033130646},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3074193596839905},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.28285425901412964}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8310946226119995},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.796704888343811},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7912420034408569},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7696841955184937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6881043910980225},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.6408160924911499},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.529396653175354},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5141556262969971},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.49168044328689575},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46502184867858887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4329510033130646},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3074193596839905},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.28285425901412964},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2018.8585494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2018.8585494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1570833211","https://openalex.org/W2032699516","https://openalex.org/W2062513952","https://openalex.org/W2078347625","https://openalex.org/W2105993342","https://openalex.org/W2168700519","https://openalex.org/W3150423068","https://openalex.org/W4254778745","https://openalex.org/W4285719527","https://openalex.org/W6676052100"],"related_works":["https://openalex.org/W2039899645","https://openalex.org/W2371342700","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W3215187042","https://openalex.org/W4233510838","https://openalex.org/W266342242","https://openalex.org/W2100439961","https://openalex.org/W4250908141","https://openalex.org/W3021097839"],"abstract_inverted_index":{"Debugging":[0],"of":[1,19,53,69,76,96,127,139,160,178,188,206],"Field-Programmable":[2],"Gate":[3],"Arrays":[4],"(FPGAs)":[5],"is":[6,182],"a":[7,50,85,131,204],"difficult":[8],"task":[9],"due":[10,61],"to":[11,15,62,91,98,121,135,141,162,169,198,202,208],"the":[12,16,20,26,36,42,66,77,94,106,115,148,158,171,179,192,195,209],"limited":[13,51],"access":[14],"internal":[17],"signals":[18,54,70,97,140,161,207],"design.":[21,79],"Embedded":[22],"logic":[23,144,211],"analyzers":[24,32,60],"enhance":[25],"signal":[27],"observability":[28],"for":[29,88,109],"FPGAs.":[30],"These":[31],"are":[33],"implemented":[34],"on":[35],"FPGA":[37,89,153],"resources":[38,63],"and":[39,74,103],"they":[40],"use":[41,200],"embedded":[43,143,210],"memory":[44],"blocks":[45],"as":[46,191],"trace":[47],"buffers,":[48],"so":[49],"number":[52],"can":[55],"be":[56,99,163],"observed":[57,100,164],"using":[58,151,189],"these":[59],"constraints.":[64],"Changing":[65],"traced":[67],"set":[68,95,138,159,205],"requires":[71,165],"re-synthesis,":[72],"placement":[73],"routing":[75,196],"whole":[78],"In":[80],"this":[81],"paper,":[82],"we":[83],"propose":[84],"new":[86],"methodology":[87,113,181],"debugging":[90],"change":[92],"dynamically":[93,122],"at":[101],"runtime,":[102],"consequently":[104],"minimize":[105],"time":[107],"required":[108],"debugging.":[110],"The":[111,175],"proposed":[112,149,180],"utilizes":[114],"Dynamic":[116],"Partial":[117],"Reconfiguration":[118],"(DPR)":[119],"technique":[120],"switch":[123],"between":[124],"different":[125],"sets":[126],"signals.":[128],"DPR":[129,193],"creates":[130],"reconfigurable":[132,172],"module":[133,197],"(RM)":[134],"route":[136],"each":[137],"an":[142],"analyzer.":[145,212],"We":[146],"demonstrate":[147],"approach":[150],"Xilinx":[152],"tools,":[154],"finding":[155],"that":[156],"changing":[157],"only":[166,199],"few":[167],"milli-seconds":[168],"re-program":[170],"region":[173],"(RR).":[174],"area":[176],"overhead":[177],"lower":[183],"than":[184],"other":[185],"traditional":[186],"methods":[187],"multiplexers":[190],"allows":[194],"buffers":[201],"connect":[203]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}