{"id":"https://openalex.org/W2908267042","doi":"https://doi.org/10.1109/newcas.2018.8585470","title":"Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors","display_name":"Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2908267042","doi":"https://doi.org/10.1109/newcas.2018.8585470","mag":"2908267042"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2018.8585470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2018.8585470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054051420","display_name":"Luis F. Sequeira","orcid":null},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luis F. Sequeira","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing - Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing - Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077270684","display_name":"Gustavo M. Santana","orcid":"https://orcid.org/0000-0003-1897-1625"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gustavo M. Santana","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064318827","display_name":"Guilherme Paim","orcid":"https://orcid.org/0000-0001-7809-9563"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guilherme Paim","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049999991","display_name":"Leandro M. G. Rocha","orcid":"https://orcid.org/0000-0003-2883-2768"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leandro M. G. Rocha","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022351777","display_name":"Brunno Abreu","orcid":"https://orcid.org/0000-0002-0467-0461"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Brunno Abreu","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0000-0003-0521-5898"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Costa","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro) - Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":null,"first_page":"309","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8957387804985046},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7284665703773499},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7043231725692749},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6945550441741943},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6327527761459351},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.5539299249649048},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.49729350209236145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4360229969024658},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.39003580808639526},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.07242441177368164}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8957387804985046},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7284665703773499},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7043231725692749},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6945550441741943},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6327527761459351},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.5539299249649048},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.49729350209236145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4360229969024658},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.39003580808639526},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.07242441177368164},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2018.8585470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2018.8585470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W610997267","https://openalex.org/W832984975","https://openalex.org/W1838550990","https://openalex.org/W1981542807","https://openalex.org/W2084086197","https://openalex.org/W2127974982","https://openalex.org/W2135450345","https://openalex.org/W2135883983","https://openalex.org/W2342654722","https://openalex.org/W2510945427","https://openalex.org/W2598859023","https://openalex.org/W2758733702","https://openalex.org/W2766740827","https://openalex.org/W4231057059"],"related_works":["https://openalex.org/W2259719351","https://openalex.org/W2128735135","https://openalex.org/W1663661117","https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2117342402","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W1867979892","https://openalex.org/W2131024837"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,64],"low-power":[4],"hardware":[5,21,26,37],"architecture":[6,22,73],"for":[7,49],"the":[8,53,71],"HEVC":[9],"Discrete":[10],"Cosine":[11],"Transform":[12],"stage":[13],"implemented":[14,87],"using":[15,52],"power-efficient":[16],"adder":[17,90],"compressors.":[18],"The":[19,36,58],"proposed":[20],"manages":[23],"to":[24,76,94],"save":[25],"resources":[27],"through":[28],"an":[29],"optimized":[30],"organization":[31],"and":[32,47,68,81,92],"improves":[33],"energy":[34],"efficiency.":[35],"design":[38],"was":[39],"described":[40],"in":[41,83],"Verilog":[42],"HDL":[43],"(Hardware":[44],"Description":[45],"Language)":[46],"synthesized":[48],"ASIC":[50],"technology":[51],"Cadence":[54],"Genus":[55],"Synthesis":[56],"tool.":[57],"synthesis":[59],"results":[60],"were":[61],"generated":[62],"with":[63,88],"realistic":[65],"ASIC-based":[66],"methodology":[67],"demonstrates":[69],"that":[70],"developed":[72],"saves":[74],"up":[75],"14.76%":[77],"of":[78],"power":[79],"dissipation,":[80],"13.99%":[82],"circuit":[84],"area":[85],"when":[86],"efficient":[89],"compressors":[91],"compared":[93],"conventional":[95],"adders.":[96]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}