{"id":"https://openalex.org/W2744966218","doi":"https://doi.org/10.1109/newcas.2017.8010168","title":"FPGA implementation of Token-based Self-timed processors: A case study","display_name":"FPGA implementation of Token-based Self-timed processors: A case study","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2744966218","doi":"https://doi.org/10.1109/newcas.2017.8010168","mag":"2744966218"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2017.8010168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2017.8010168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008309989","display_name":"Mickael Fiorentino","orcid":"https://orcid.org/0000-0002-7998-9004"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mickael Fiorentino","raw_affiliation_strings":["Department of Electrical Engineering, Polytechnique Montr\u00e9al"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Polytechnique Montr\u00e9al","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["Department of Electrical Engineering, Polytechnique Montr\u00e9al"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Polytechnique Montr\u00e9al","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065451135","display_name":"Claude Thibeault","orcid":"https://orcid.org/0000-0003-1765-9170"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Claude Thibeault","raw_affiliation_strings":["Department of Electrical Engineering, Ecole de Technologie Sup\u00e9rieure"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole de Technologie Sup\u00e9rieure","institution_ids":["https://openalex.org/I9736820"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1902,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.36394027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"313","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.833941638469696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8162550926208496},{"id":"https://openalex.org/keywords/security-token","display_name":"Security token","score":0.7996170520782471},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6848951578140259},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6548436284065247},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5334568023681641},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.454770565032959},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43340644240379333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29352867603302},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13865265250205994},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0801958441734314}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.833941638469696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8162550926208496},{"id":"https://openalex.org/C48145219","wikidata":"https://www.wikidata.org/wiki/Q1335365","display_name":"Security token","level":2,"score":0.7996170520782471},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6848951578140259},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6548436284065247},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5334568023681641},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.454770565032959},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43340644240379333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29352867603302},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13865265250205994},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0801958441734314}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/newcas.2017.8010168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2017.8010168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:espace2.etsmtl.ca:15817","is_oa":false,"landing_page_url":"http://espace2.etsmtl.ca/id/eprint/15817/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402392","display_name":"Espace \u00c9TS (ETS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1341030882","host_organization_name":"Educational Testing Service","host_organization_lineage":["https://openalex.org/I1341030882"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Compte rendu de conf\u00e9rence"},{"id":"pmh:oai:publications.polymtl.ca:38488","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/38488/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1569705806","https://openalex.org/W1975906974","https://openalex.org/W2009196146","https://openalex.org/W2059016802","https://openalex.org/W2107487316","https://openalex.org/W2507789044","https://openalex.org/W4248814671"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2998132311","https://openalex.org/W2083269738","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699"],"abstract_inverted_index":{"This":[0],"paper":[1,45],"describes":[2],"an":[3,39],"on-going":[4],"work":[5],"aiming":[6],"at":[7],"using":[8],"FPGAs":[9],"as":[10,84,86],"a":[11,71,76],"fast":[12],"prototyping":[13,72],"environment":[14],"for":[15,28,38],"Token-based":[16,96],"Self-timed":[17,97],"processors,":[18],"inspired":[19],"by":[20],"the":[21,55,94],"Octasic":[22],"asynchronous":[23],"design":[24,33],"technique.":[25],"Originally":[26],"developed":[27],"Digital":[29],"Signal":[30],"Processing,":[31],"this":[32],"technique":[34],"is":[35],"adapted":[36],"here":[37],"FPGA-based":[40],"general":[41],"purpose":[42],"processor.":[43,98],"The":[44],"emphasizes":[46],"improvements":[47],"to":[48],"existing":[49],"FPGA":[50],"implementation":[51],"methodologies":[52],"that":[53,80],"address":[54],"incompatibilities":[56],"between":[57],"self-timed":[58],"timing":[59],"schemes":[60],"and":[61,65,89],"synchronous":[62],"oriented":[63],"place":[64],"route":[66],"engines.":[67],"It":[68],"also":[69],"presents":[70],"platform":[73],"based":[74],"on":[75],"Xilinx":[77],"ZC706":[78],"board":[79],"enables":[81],"functional":[82],"verification,":[83],"well":[85],"runtime":[87],"performance":[88],"power":[90],"consumption":[91],"measurements,":[92],"of":[93],"reported":[95]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}