{"id":"https://openalex.org/W2742599544","doi":"https://doi.org/10.1109/newcas.2017.8010121","title":"Stability analysis of hybrid CMOS-RRAM based 4T-2R NVSRAM","display_name":"Stability analysis of hybrid CMOS-RRAM based 4T-2R NVSRAM","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2742599544","doi":"https://doi.org/10.1109/newcas.2017.8010121","mag":"2742599544"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2017.8010121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2017.8010121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074593268","display_name":"Sandeep Kaur Kingra","orcid":"https://orcid.org/0000-0002-1598-7069"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sandeep Kaur Kingra","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062738035","display_name":"Swatilekha Majumdar","orcid":"https://orcid.org/0000-0002-9116-0215"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swatilekha Majumdar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008011360","display_name":"Manan Suri","orcid":"https://orcid.org/0000-0003-1417-3570"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manan Suri","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074593268"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.5904729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9014689922332764},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.783072829246521},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.76141756772995},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6924512982368469},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.6555399894714355},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5282456278800964},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5187990069389343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4080231189727783},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40300071239471436},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.36154526472091675},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2341623306274414},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21486127376556396},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09569850564002991}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9014689922332764},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.783072829246521},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.76141756772995},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6924512982368469},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.6555399894714355},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5282456278800964},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5187990069389343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4080231189727783},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40300071239471436},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.36154526472091675},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2341623306274414},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21486127376556396},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09569850564002991},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2017.8010121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2017.8010121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"},{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W4206468571","https://openalex.org/W2004526657","https://openalex.org/W2199653281"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"study":[4],"in":[5,19],"detail":[6],"the":[7,49,82,98],"stability":[8,22,46,101],"metrics":[9,47],"of":[10,44,48,94],"emerging":[11],"RRAM":[12,95],"based":[13],"non-volatile":[14],"SRAM":[15,64],"(NVSRAM)":[16],"architectures":[17],"(4T-2R":[18],"particular).":[20],"Cell":[21],"is":[23,69,102],"analyzed":[24],"using":[25],"parameters":[26],"obtained":[27],"from":[28],"N-curves":[29],"(WTV,":[30],"WTI,":[31],"SVNM,":[32],"SINM),":[33],"and":[34,85,90],"SNM":[35],"curves":[36],"as":[37],"defined":[38],"by":[39,80,88],"Seevinck":[40],"[1].":[41],"Comparative":[42],"analysis":[43],"all":[45],"4T-2R":[50],"NVSRAM":[51,77],"architecture":[52,65],"(90":[53,66],"nm":[54,67],"CMOS,":[55],"3nm":[56],"HfOx":[57],"stack)":[58],"with":[59],"an":[60],"optimized":[61],"CMOS":[62],"6T":[63],"node)":[68],"performed":[70],"at":[71],"bitcell":[72],"level.":[73],"While":[74],"for":[75],"resistive":[76],"SINM":[78],"improves":[79],"18%,":[81],"cell":[83,100],"SVNM":[84],"WTV":[86],"degrade":[87],"11%":[89],"4%":[91],"respectively.":[92],"Effect":[93],"variability":[96],"on":[97],"overall":[99],"also":[103],"studied.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}