{"id":"https://openalex.org/W2744501729","doi":"https://doi.org/10.1109/newcas.2017.8010120","title":"Novel building blocks for PLL using complementary logic in 28nm UTBB-FDSOI technology","display_name":"Novel building blocks for PLL using complementary logic in 28nm UTBB-FDSOI technology","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2744501729","doi":"https://doi.org/10.1109/newcas.2017.8010120","mag":"2744501729"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2017.8010120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2017.8010120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110344093","display_name":"Zhaopeng Wei","orcid":"https://orcid.org/0009-0007-7734-170X"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zhaopeng Wei","raw_affiliation_strings":["Nice Sophia Antipolis University, Polytech'lab, Biot, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nice Sophia Antipolis University, Polytech'lab, Biot, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048605987","display_name":"Yves Leduc","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yves Leduc","raw_affiliation_strings":["Nice Sophia Antipolis University, Polytech'lab, Biot, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nice Sophia Antipolis University, Polytech'lab, Biot, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009392678","display_name":"Emeric de Foucauld","orcid":"https://orcid.org/0000-0001-8710-941X"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emeric de Foucauld","raw_affiliation_strings":["CEA-LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053814554","display_name":"G. Jacquemod","orcid":"https://orcid.org/0000-0003-2915-7653"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilles Jacquemod","raw_affiliation_strings":["Nice Sophia Antipolis University, Polytech'lab, Biot, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nice Sophia Antipolis University, Polytech'lab, Biot, France","institution_ids":["https://openalex.org/I201841394"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7584,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.63015349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"12","issue":null,"first_page":"121","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6101690530776978},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6008024215698242},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5803617835044861},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5782530307769775},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5051670670509338},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4336383044719696},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3570828437805176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34926220774650574},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3315027952194214},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07762885093688965}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6101690530776978},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6008024215698242},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5803617835044861},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5782530307769775},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5051670670509338},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4336383044719696},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3570828437805176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34926220774650574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3315027952194214},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07762885093688965},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2017.8010120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2017.8010120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W250978759","https://openalex.org/W2054056691","https://openalex.org/W2136843791","https://openalex.org/W2183091232","https://openalex.org/W2325360576","https://openalex.org/W2584638736","https://openalex.org/W6680293285","https://openalex.org/W6685744086"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2065391525","https://openalex.org/W2113001378","https://openalex.org/W4318711045","https://openalex.org/W1993045784","https://openalex.org/W2525142136"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,40],"new":[6,19,49,52],"complementary":[7,34,45],"topology":[8],"which":[9],"could":[10],"reduce":[11],"the":[12,15,25,33],"variability":[13],"of":[14,28,44,55],"cells":[16],"and":[17,51],"offer":[18],"topologies":[20],"with":[21],"better":[22],"performances.":[23],"Using":[24],"unique":[26],"advantage":[27],"FDSOI":[29],"technology":[30],"\u201cback-gate":[31],"control\u201d,":[32],"structure":[35],"cross":[36],"coupled":[37],"inverters":[38],"offering":[39],"fully":[41],"symmetrical":[42],"operation":[43],"signals.":[46],"It":[47],"offers":[48],"solutions":[50],"circuit":[53],"structures":[54],"building":[56],"blocks":[57],"for":[58],"PLL":[59],"in":[60],"28nm":[61],"UTBB-FDSOI":[62],"technology.":[63]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}