{"id":"https://openalex.org/W2548251230","doi":"https://doi.org/10.1109/newcas.2016.7604811","title":"A half-rate 100 Gb/s injection-locked clock/data recovery circuit","display_name":"A half-rate 100 Gb/s injection-locked clock/data recovery circuit","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2548251230","doi":"https://doi.org/10.1109/newcas.2016.7604811","mag":"2548251230"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2016.7604811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2016.7604811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017250764","display_name":"Behzad Samavaty","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Behzad Samavaty","raw_affiliation_strings":["Department of EECS, University of California, Irvine, Irvine, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Irvine, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012017882","display_name":"Michael M. Green","orcid":"https://orcid.org/0000-0003-4134-1875"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael M. Green","raw_affiliation_strings":["Department of EECS, University of California, Irvine, Irvine, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Irvine, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14733623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8123305439949036},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5873741507530212},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5665206909179688},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.5265864729881287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47008705139160156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46534597873687744},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4637022614479065},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4315282702445984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3840982913970947},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2989746928215027},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2045261561870575},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19715523719787598},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1656273901462555},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1391662359237671}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8123305439949036},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5873741507530212},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5665206909179688},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.5265864729881287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47008705139160156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46534597873687744},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4637022614479065},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4315282702445984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3840982913970947},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2989746928215027},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2045261561870575},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19715523719787598},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1656273901462555},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1391662359237671},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2016.7604811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2016.7604811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1486576965","https://openalex.org/W1503933700","https://openalex.org/W2059657319","https://openalex.org/W2115791119","https://openalex.org/W2116178706","https://openalex.org/W2142692014","https://openalex.org/W2146920439","https://openalex.org/W2154460777","https://openalex.org/W2548024779","https://openalex.org/W6628929210","https://openalex.org/W6729246775"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W4386292891","https://openalex.org/W4232628459","https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2583928536"],"abstract_inverted_index":{"A":[0],"100":[1,38],"Gb/s":[2,39],"clock/data":[3],"recovery":[4],"circuit":[5,17],"using":[6],"a":[7,18,37,57,64],"high-speed":[8],"BiCMOS":[9],"process":[10],"is":[11,53],"designed":[12],"and":[13],"simulated.":[14],"In":[15],"this":[16],"half-rate":[19],"50":[20],"GHz":[21],"clock":[22],"signal,":[23],"injected":[24],"in":[25],"parallel":[26],"with":[27],"the":[28,47,51],"tail":[29],"current":[30],"of":[31,50],"an":[32],"LC":[33],"VCO,":[34],"locks":[35],"to":[36],"input":[40],"NRZ":[41],"data":[42],"signal.":[43],"Inductive":[44],"tuning":[45,49,60],"for":[46],"frequency":[48,59],"VCO":[52],"employed,":[54],"which":[55],"gives":[56],"wide":[58],"range":[61],"while":[62],"maintaining":[63],"constant":[65],"quality":[66],"factor.":[67]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}