{"id":"https://openalex.org/W2547192377","doi":"https://doi.org/10.1109/newcas.2016.7604784","title":"Discrete-time modelling and experimental validation of an All-Digital PLL for clock-generating networks","display_name":"Discrete-time modelling and experimental validation of an All-Digital PLL for clock-generating networks","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2547192377","doi":"https://doi.org/10.1109/newcas.2016.7604784","mag":"2547192377"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2016.7604784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2016.7604784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10197/9686","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031376924","display_name":"Eugene Koskin","orcid":"https://orcid.org/0000-0002-4253-0312"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Eugene Koskin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University Dublin, Dublin 4, Ireland","University College Dublin [Dublin]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"University College Dublin [Dublin]","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001003834","display_name":"Elena Blokhina","orcid":"https://orcid.org/0000-0002-4164-4350"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Elena Blokhina","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University Dublin, Dublin 4, Ireland","University College Dublin [Dublin]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"University College Dublin [Dublin]","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100898555","display_name":"Chuan Shan","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Chuan Shan","raw_affiliation_strings":["LIP6 Lab, UPMC Sorbonne Universites, Paris Cedex, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Lab, UPMC Sorbonne Universites, Paris Cedex, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000777718","display_name":"Eldar Zianbetov","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210124948","display_name":"Institut Nanosciences et Cryog\u00e9nie","ror":"https://ror.org/02w3v0826","country_code":"FR","type":"facility","lineage":["https://openalex.org/I2738703131","https://openalex.org/I4210113668","https://openalex.org/I4210124948"]},{"id":"https://openalex.org/I4210135251","display_name":"Spintronique et Technologie des Composants","ror":"https://ror.org/03e044190","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210091409","https://openalex.org/I4210098836","https://openalex.org/I4210113668","https://openalex.org/I4210135251","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Eldar Zianbetov","raw_affiliation_strings":["CEA, INAC-SPINTEC, Grenoble, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA, INAC-SPINTEC, Grenoble, France","institution_ids":["https://openalex.org/I4210135251","https://openalex.org/I3020098449","https://openalex.org/I2738703131","https://openalex.org/I4210124948"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074660128","display_name":"Orla Feely","orcid":"https://orcid.org/0000-0003-3426-6854"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Orla Feely","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University Dublin, Dublin 4, Ireland","University College Dublin [Dublin]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"University College Dublin [Dublin]","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["LIP6 Lab, UPMC Sorbonne Universit\u00e9s, 4 place Jussieu, 75252 Paris Cedex 05, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Lab, UPMC Sorbonne Universit\u00e9s, 4 place Jussieu, 75252 Paris Cedex 05, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3021,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83003331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9068796634674072},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.864010214805603},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6568594574928284},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.655811071395874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6316927671432495},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5651440620422363},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.526315450668335},{"id":"https://openalex.org/keywords/discrete-time-and-continuous-time","display_name":"Discrete time and continuous time","score":0.4426875710487366},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4310990273952484},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.34933871030807495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2081071138381958},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11386677622795105},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09047135710716248}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9068796634674072},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.864010214805603},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6568594574928284},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.655811071395874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6316927671432495},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5651440620422363},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.526315450668335},{"id":"https://openalex.org/C55689738","wikidata":"https://www.wikidata.org/wiki/Q15963867","display_name":"Discrete time and continuous time","level":2,"score":0.4426875710487366},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4310990273952484},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.34933871030807495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2081071138381958},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11386677622795105},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09047135710716248},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/newcas.2016.7604784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2016.7604784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:researchrepository.ucd.ie:10197/9686","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/9686","pdf_url":"http://hdl.handle.net/10197/9686","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Publication"},{"id":"pmh:oai:HAL:hal-01521744v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01521744","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/document/7604784/","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:researchrepository.ucd.ie:10197/9686","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/9686","pdf_url":"http://hdl.handle.net/10197/9686","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Publication"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2547192377.pdf"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1544882865","https://openalex.org/W2008240724","https://openalex.org/W2017720909","https://openalex.org/W2026006738","https://openalex.org/W2067333289","https://openalex.org/W2118232269","https://openalex.org/W2137807823","https://openalex.org/W2154332266","https://openalex.org/W2166973684"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"In":[0,46],"this":[1],"paper,":[2],"we":[3,21],"derive":[4],"a":[5,15,24,36,39,76,102,108],"mathematical":[6,68,91],"model":[7,20,49,69,78],"of":[8,35,41,58,89,101],"an":[9],"All-Digital":[10],"Phase-Locked":[11],"Loop":[12],"(ADPLL)":[13],"employing":[14],"time-to-digital":[16],"phase":[17],"detector.":[18],"The":[19,67,87],"suggest":[22],"represents":[23],"nonlinear":[25],"discrete-time":[26],"map":[27],"and":[28,61,64,83,92,106],"provides":[29],"significant":[30],"benefits":[31],"for":[32],"the":[33,48,56,59,90],"simulation":[34,88],"single":[37],"PLL,":[38],"network":[40],"PLLs":[42],"or":[43],"their":[44],"design.":[45],"particular,":[47],"allows":[50],"us":[51],"to":[52],"take":[53],"into":[54],"account":[55],"jitter":[57],"reference":[60],"local":[62],"clocks":[63],"other":[65],"noises.":[66],"(the":[70],"map)":[71],"is":[72],"then":[73],"compared":[74,97],"with":[75,98],"behavioural":[77,93],"implemented":[79],"in":[80],"MATLAB":[81],"Simulink":[82],"displays":[84],"identical":[85],"results.":[86],"models":[94],"are":[95],"further":[96],"experimental":[99],"measurements":[100],"65nm":[103],"CMOS":[104],"ADPLL":[105],"show":[107],"good":[109],"agreement.":[110]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}