{"id":"https://openalex.org/W2547678300","doi":"https://doi.org/10.1109/newcas.2016.7604746","title":"Top-down design and synthesis of inherently-stable integrator-based high-order amplifiers","display_name":"Top-down design and synthesis of inherently-stable integrator-based high-order amplifiers","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2547678300","doi":"https://doi.org/10.1109/newcas.2016.7604746","mag":"2547678300"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2016.7604746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2016.7604746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059212127","display_name":"Aly Shoukry","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Aly M. Shoukry","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6245958805084229},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5927011370658875},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.5552345514297485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5478342771530151},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.5192837119102478},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4883999228477478},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.48574382066726685},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.4692036509513855},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4644043445587158},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.4332331418991089},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.4331296682357788},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4181615114212036},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.26568323373794556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23571467399597168},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23455145955085754},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16106221079826355},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12907710671424866},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.10726392269134521},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.09958210587501526},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08632218837738037}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6245958805084229},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5927011370658875},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.5552345514297485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5478342771530151},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.5192837119102478},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4883999228477478},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.48574382066726685},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.4692036509513855},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4644043445587158},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.4332331418991089},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.4331296682357788},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4181615114212036},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.26568323373794556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23571467399597168},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23455145955085754},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16106221079826355},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12907710671424866},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.10726392269134521},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.09958210587501526},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08632218837738037},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2016.7604746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2016.7604746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W611209876","https://openalex.org/W1924461022","https://openalex.org/W1990147374","https://openalex.org/W2031649171","https://openalex.org/W2086568432","https://openalex.org/W2131704971","https://openalex.org/W2162080503","https://openalex.org/W2169238252","https://openalex.org/W2170200522","https://openalex.org/W6618840890"],"related_works":["https://openalex.org/W2783539788","https://openalex.org/W4293528144","https://openalex.org/W2792031931","https://openalex.org/W2341419291","https://openalex.org/W3113698884","https://openalex.org/W2074850648","https://openalex.org/W2953413763","https://openalex.org/W2556688074","https://openalex.org/W1530143999","https://openalex.org/W4225146906"],"abstract_inverted_index":{"A":[0],"defined,":[1],"straightforward":[2],"top-down":[3],"design":[4],"method":[5,15],"is":[6,118],"proposed":[7,103],"for":[8,21],"developing":[9],"inherently-stable,":[10],"fast-settling":[11],"high-order":[12,92],"amplifiers.":[13],"The":[14,53],"effectively":[16],"defines":[17],"the":[18,70,84,102,127,138],"closed-loop":[19,141],"response":[20,117,142],"a":[22,26,33,48,59,75,105,112,130,145],"multistage":[23],"amplifier":[24,54,109],"through":[25],"desirable":[27],"transfer":[28],"function,":[29],"such":[30],"as":[31],"of":[32,58,61,101,133],"time-domain":[34],"filter,":[35],"and":[36,136],"combines":[37],"an":[38],"efficient":[39],"g":[40,62],"<sub":[41,63],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[42,64],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[43,65],"-based":[44],"procedure":[45],"to":[46,68,90],"implement":[47],"compact":[49],"corresponding":[50],"CMOS":[51],"circuit.":[52],"will":[55],"be":[56,88],"composed":[57],"cascade":[60],"-C":[66],"integrators":[67],"supply":[69],"dc":[71,131],"gain,":[72],"followed":[73],"by":[74],"stabilizing":[76],"controller.":[77],"Hence,":[78],"several":[79],"gain":[80,132],"stages,":[81],"more":[82],"than":[83],"typical":[85],"three,":[86],"can":[87,95],"employed":[89],"build":[91],"structures":[93],"that":[94,126],"achieve":[96],"ultra-high":[97],"gain.":[98],"In":[99],"support":[100],"approach,":[104],"four-stage":[106],"operational":[107],"transconductance":[108],"(OTA)":[110],"with":[111],"third-order":[113],"modified-Bessel":[114],"unity-gain":[115],"feedback":[116],"implemented":[119],"in":[120],"0.13-\u03bcm":[121],"CMOS.":[122],"Simulation":[123],"results":[124],"demonstrate":[125],"OTA":[128],"achieves":[129],"78":[134],"dB":[135],"realizes":[137],"anticipated,":[139],"pre-defined":[140],"while":[143],"driving":[144],"1-pF":[146],"capacitive":[147],"load.":[148]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}