{"id":"https://openalex.org/W1565715208","doi":"https://doi.org/10.1109/newcas.2015.7182115","title":"A two-step layout-in-the-loop design automation tool","display_name":"A two-step layout-in-the-loop design automation tool","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1565715208","doi":"https://doi.org/10.1109/newcas.2015.7182115","mag":"1565715208"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2015.7182115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2015.7182115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047038875","display_name":"G\u00f6nen\u00e7 Berkol","orcid":"https://orcid.org/0000-0003-0461-0693"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"G. Berkol","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University","[Department of Electrical, and Electronics Engineering, Bogazici University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Department of Electrical, and Electronics Engineering, Bogazici University]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007224473","display_name":"Ahmet Unutulmaz","orcid":"https://orcid.org/0000-0001-7738-9286"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"A. Unutulmaz","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University","[Department of Electrical, and Electronics Engineering, Bogazici University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Department of Electrical, and Electronics Engineering, Bogazici University]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048055344","display_name":"Eng\u00edn Afacan","orcid":"https://orcid.org/0000-0002-1581-3894"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"E. Afacan","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University","[Department of Electrical, and Electronics Engineering, Bogazici University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Department of Electrical, and Electronics Engineering, Bogazici University]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052669741","display_name":"G\u00fcnhan D\u00fcndar","orcid":"https://orcid.org/0000-0003-2044-2706"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"G. Dundar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University","[Department of Electrical, and Electronics Engineering, Bogazici University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Department of Electrical, and Electronics Engineering, Bogazici University]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041853563","display_name":"F.V. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-8682-2280"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco V. Fernandez","raw_affiliation_strings":["IMSE-CNM, University of Sevilla","Institute of Microelectronics of Sevilla, IMSE-CNM, CSIC and University of Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMSE-CNM, University of Sevilla","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Institute of Microelectronics of Sevilla, IMSE-CNM, CSIC and University of Sevilla","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059780057","display_name":"Al\u00ed Emre Pusane","orcid":"https://orcid.org/0000-0002-8412-6684"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ali E. Pusane","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University","[Department of Electrical, and Electronics Engineering, Bogazici University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Department of Electrical, and Electronics Engineering, Bogazici University]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041703213","display_name":"Fa\u00edk Ba\u015fkaya","orcid":"https://orcid.org/0000-0001-6743-3992"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"F. Baskaya","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University","[Department of Electrical, and Electronics Engineering, Bogazici University]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Department of Electrical, and Electronics Engineering, Bogazici University]","institution_ids":["https://openalex.org/I4405392"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8128458261489868},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.7668842077255249},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.7300286889076233},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.72705078125},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.6565406322479248},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6472831964492798},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.639057457447052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6306491494178772},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.601769745349884},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5418023467063904},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5301966071128845},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5174165964126587},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47073328495025635},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.42530357837677},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4112526476383209},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35267823934555054},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.29892829060554504},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25973543524742126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24836909770965576},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.13956370949745178},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10913896560668945},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10455003380775452}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8128458261489868},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7668842077255249},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.7300286889076233},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.72705078125},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.6565406322479248},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6472831964492798},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.639057457447052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6306491494178772},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.601769745349884},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5418023467063904},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5301966071128845},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5174165964126587},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47073328495025635},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.42530357837677},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4112526476383209},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35267823934555054},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.29892829060554504},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25973543524742126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24836909770965576},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.13956370949745178},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10913896560668945},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10455003380775452},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/newcas.2015.7182115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2015.7182115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:24ab4ce0-1fd5-4f40-8841-26ef5c8c117f","is_oa":false,"landing_page_url":"https://avesis.kocaeli.edu.tr/publication/details/24ab4ce0-1fd5-4f40-8841-26ef5c8c117f/oai","pdf_url":null,"source":{"id":"https://openalex.org/S7407055291","display_name":"Kocaeli \u00dcniversitesi - AVES\u0130S","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322626","display_name":"T\u00fcrkiye Bilimsel ve Teknolojik Ara\u015ft\u0131rma Kurumu","ror":"https://ror.org/04w9kkr77"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1831130662","https://openalex.org/W1965368561","https://openalex.org/W2003092850","https://openalex.org/W2006007836","https://openalex.org/W2013660304","https://openalex.org/W2032600986","https://openalex.org/W2038193917","https://openalex.org/W2048868727","https://openalex.org/W2068696225","https://openalex.org/W2090599059","https://openalex.org/W2091112914","https://openalex.org/W2097345923","https://openalex.org/W2100882222","https://openalex.org/W2111776955","https://openalex.org/W2116989584","https://openalex.org/W2141776905","https://openalex.org/W2141919312","https://openalex.org/W2166359146","https://openalex.org/W2535029792","https://openalex.org/W4234657901","https://openalex.org/W4238577093","https://openalex.org/W4244194021","https://openalex.org/W6638598875"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2357425846","https://openalex.org/W162881505","https://openalex.org/W2044122268","https://openalex.org/W2376726667","https://openalex.org/W1565715208","https://openalex.org/W583900352","https://openalex.org/W1965232212"],"abstract_inverted_index":{"There":[0],"exists":[1],"circuit":[2,10,23,51,90],"sizing":[3,24,52,91],"and":[4,25,36,53],"layout":[5,27,54,96],"generation":[6,28,97],"tools":[7,20,42],"for":[8,81],"analog":[9,82],"designers":[11],"to":[12],"speed":[13],"up":[14],"the":[15,22,26,68,112],"design":[16,78],"process.":[17,134],"Generally,":[18],"these":[19],"handle":[21],"processes":[29],"separately,":[30],"which":[31,46],"may":[32],"cause":[33],"performance":[34],"failures":[35],"laborious":[37],"redesign":[38],"iterations.":[39],"Recently,":[40],"new":[41],"have":[43],"been":[44],"developed":[45],"simultaneously":[47],"take":[48],"care":[49],"of":[50,67],"generation.":[55],"However,":[56],"they":[57],"either":[58],"suffer":[59],"from":[60,117,131],"long":[61],"run":[62,113],"times":[63],"or":[64],"limited":[65],"accuracy":[66],"utilized":[69],"parasitic":[70,118],"model.":[71],"This":[72],"paper":[73],"presents":[74],"a":[75,88,94,106,120],"complete":[76],"layout-aware":[77],"automation":[79],"tool":[80,86,92],"circuits.":[83],"The":[84,99],"proposed":[85],"combines":[87],"simulation-based":[89],"with":[93],"template-based":[95],"tool.":[98],"layout-induced":[100],"parasitics":[101],"are":[102,129],"automatically":[103],"extracted":[104],"via":[105],"commercially":[107],"available":[108],"extractor.":[109],"To":[110],"reduce":[111],"time":[114],"cost":[115],"originating":[116],"extraction,":[119],"two":[121],"step":[122],"methodology":[123],"is":[124],"followed,":[125],"where":[126],"infeasible":[127],"solutions":[128],"prohibited":[130],"costly":[132],"extraction":[133]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}