{"id":"https://openalex.org/W1600794001","doi":"https://doi.org/10.1109/newcas.2015.7182108","title":"A novel hardware accelerator for the HEVC intra prediction","display_name":"A novel hardware accelerator for the HEVC intra prediction","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1600794001","doi":"https://doi.org/10.1109/newcas.2015.7182108","mag":"1600794001"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2015.7182108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2015.7182108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003276706","display_name":"Farouk Amish","orcid":null},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Farouk Amish","raw_affiliation_strings":["LE2I Laboratory, University of Burgundy, DIJON, FRANCE","LE2I Laboratory - University of Burgundy, 21000 DIJON - France"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, University of Burgundy, DIJON, FRANCE","institution_ids":["https://openalex.org/I4210136953","https://openalex.org/I177064439"]},{"raw_affiliation_string":"LE2I Laboratory - University of Burgundy, 21000 DIJON - France","institution_ids":["https://openalex.org/I177064439"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033215653","display_name":"El\u2010Bay Bourennane","orcid":"https://orcid.org/0000-0002-4809-3002"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"El-Bay Bourennane","raw_affiliation_strings":["LE2I Laboratory, University of Burgundy, DIJON, FRANCE","LE2I Laboratory - University of Burgundy, 21000 DIJON - France"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, University of Burgundy, DIJON, FRANCE","institution_ids":["https://openalex.org/I4210136953","https://openalex.org/I177064439"]},{"raw_affiliation_string":"LE2I Laboratory - University of Burgundy, 21000 DIJON - France","institution_ids":["https://openalex.org/I177064439"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003276706"],"corresponding_institution_ids":["https://openalex.org/I177064439","https://openalex.org/I4210136953"],"apc_list":null,"apc_paid":null,"fwci":0.27218597,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54641552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"54","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8571112155914307},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.6445830464363098},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6406257152557373},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6158198118209839},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.6121059060096741},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.48882147669792175},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4613646864891052},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4593837857246399},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44534507393836975},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4351864457130432},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3943123519420624},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35397058725357056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35280126333236694},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.33527201414108276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3285645842552185},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20537900924682617},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09879380464553833},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09427401423454285}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8571112155914307},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.6445830464363098},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6406257152557373},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6158198118209839},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6121059060096741},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.48882147669792175},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4613646864891052},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4593837857246399},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44534507393836975},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4351864457130432},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3943123519420624},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35397058725357056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35280126333236694},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.33527201414108276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3285645842552185},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20537900924682617},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09879380464553833},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09427401423454285},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/newcas.2015.7182108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2015.7182108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01219156v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01219156","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"New Circuits and Systems Conference (NEWCAS), 2015 IEEE 13th International, Jun 2015, Grenoble, France. ⟨10.1109/NEWCAS.2015.7182108⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1973060612","https://openalex.org/W2040830471","https://openalex.org/W2078372538","https://openalex.org/W2155294987"],"related_works":["https://openalex.org/W4383503138","https://openalex.org/W3131592046","https://openalex.org/W3214999411","https://openalex.org/W2347980442","https://openalex.org/W4391536292","https://openalex.org/W3170442433","https://openalex.org/W2010977501","https://openalex.org/W2137627158","https://openalex.org/W3012294693","https://openalex.org/W2009779270"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}