{"id":"https://openalex.org/W1505073236","doi":"https://doi.org/10.1109/newcas.2015.7182059","title":"A distributed synchronization of all-digital PLLs network for clock generation in synchronous SOCs","display_name":"A distributed synchronization of all-digital PLLs network for clock generation in synchronous SOCs","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1505073236","doi":"https://doi.org/10.1109/newcas.2015.7182059","mag":"1505073236"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2015.7182059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2015.7182059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100898555","display_name":"Chuan Shan","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Chuan Shan","raw_affiliation_strings":["Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000777718","display_name":"Eldar Zianbetov","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Eldar Zianbetov","raw_affiliation_strings":["Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111430135","display_name":"Franccois Anceau","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Franccois Anceau","raw_affiliation_strings":["Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073233302","display_name":"Olivier Billoint","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Billoint","raw_affiliation_strings":["CEA-LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"[Laboratoire d'Informatique de Paris 6 (LIP6), University of Pierre and Marie Curie (UPMC), Paris, France]","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I4210159731"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7627125978469849},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.7477760910987854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6600360870361328},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5954906940460205},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5791921615600586},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5231503248214722},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4395347237586975},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4338999390602112},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4307580590248108},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.41469815373420715},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39341554045677185},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3627099394798279},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2763543725013733},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23417824506759644},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2270558476448059},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15922966599464417},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11009156703948975},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10344034433364868}],"concepts":[{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7627125978469849},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.7477760910987854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6600360870361328},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5954906940460205},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5791921615600586},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5231503248214722},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4395347237586975},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4338999390602112},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4307580590248108},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.41469815373420715},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39341554045677185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3627099394798279},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2763543725013733},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23417824506759644},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2270558476448059},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15922966599464417},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11009156703948975},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10344034433364868},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/newcas.2015.7182059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2015.7182059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01521883v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01521883","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/document/7182059/","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2008240724","https://openalex.org/W2009285406","https://openalex.org/W2026006738","https://openalex.org/W2032356616","https://openalex.org/W2097242029","https://openalex.org/W2099147678","https://openalex.org/W2104196799","https://openalex.org/W2108185796","https://openalex.org/W2111991111","https://openalex.org/W2118232269","https://openalex.org/W2135663303","https://openalex.org/W2915639096"],"related_works":["https://openalex.org/W4387123206","https://openalex.org/W1966845705","https://openalex.org/W1988298462","https://openalex.org/W2006392656","https://openalex.org/W2109520798","https://openalex.org/W2386718233","https://openalex.org/W1984465064","https://openalex.org/W2147879203","https://openalex.org/W1497331638","https://openalex.org/W2139429260"],"abstract_inverted_index":{"This":[0,61],"paper":[1,132],"presents":[2,133],"a":[3,11,16,27,35,54,86,106,121],"Cartesian":[4],"network":[5,17,28],"of":[6,18,34,46,53,67,70,117,128,141],"CMOS":[7],"oscillators":[8],"distributed":[9],"on":[10,42,58,73,85,119],"chip":[12],"and":[13,23,77,139],"synchronized":[14],"by":[15],"all-digital":[19],"PLLs":[20],"in":[21,24,38,50,125],"phase":[22,92],"frequency.":[25],"Such":[26],"may":[29],"be":[30],"used":[31],"for":[32,65,145],"generation":[33],"global":[36,101],"clock":[37],"large":[39],"digital":[40,59],"systems":[41],"chip.":[43],"The":[44,80,131],"originality":[45],"the":[47,51,74,91,100,115,126,137,142],"work":[48],"is":[49,83,103,112],"use":[52],"solution":[55,144],"essentially":[56],"based":[57,84],"circuits.":[60,130],"offers":[62],"many":[63],"opportunities":[64],"implementation":[66],"different":[68],"algorithms":[69],"synchronization,":[71],"depending":[72],"application":[75],"context":[76],"operational":[78],"conditions.":[79],"synchronization":[81,102],"algorithm":[82],"PI":[87],"control":[88],"applied":[89],"to":[90],"error":[93],"measured":[94],"between":[95],"neighbors.":[96],"In":[97],"this":[98],"way,":[99],"achieved":[104],"through":[105],"local":[107],"control:":[108],"such":[109],"an":[110],"architecture":[111],"compatible":[113],"with":[114],"concept":[116,124],"networks":[118],"chip,":[120],"largely":[122],"spread":[123],"worlds":[127],"VLSI":[129],"two":[134],"prototypes":[135],"demonstrating":[136],"feasibility":[138],"reliability":[140],"proposed":[143],"synchronization.":[146]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}