{"id":"https://openalex.org/W2089845258","doi":"https://doi.org/10.1109/newcas.2014.6934070","title":"The P/DLL frequency synthesizer architecture: A native trade-off between stability and wideband frequency generation","display_name":"The P/DLL frequency synthesizer architecture: A native trade-off between stability and wideband frequency generation","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2089845258","doi":"https://doi.org/10.1109/newcas.2014.6934070","mag":"2089845258"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2014.6934070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2014.6934070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068662659","display_name":"Yann Deval","orcid":"https://orcid.org/0000-0002-7358-8904"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Y. Deval","raw_affiliation_strings":["IMS Laboratory University of Bordeaux, Talence Cedex, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory University of Bordeaux, Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110175891","display_name":"P-O. Lucas de Peslouan","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P-O. Lucas de Peslouan","raw_affiliation_strings":["IMS Laboratory University of Bordeaux, Talence Cedex, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory University of Bordeaux, Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050248490","display_name":"Thierry Taris","orcid":"https://orcid.org/0000-0002-3890-3171"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"T. Taris","raw_affiliation_strings":["IMS Laboratory University of Bordeaux, Talence Cedex, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory University of Bordeaux, Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111859878","display_name":"M. De Matos","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. De Matos","raw_affiliation_strings":["IMS Laboratory University of Bordeaux, Talence Cedex, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory University of Bordeaux, Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108092427","display_name":"Didier Belot","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"D. Belot","raw_affiliation_strings":["STMicroelectronics, Crolles, France","[STMicroelectronics Crolles France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"[STMicroelectronics Crolles France]","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"413","last_page":"416"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8729815483093262},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.841283917427063},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.7947560548782349},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6777589917182922},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.6447429656982422},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5735951662063599},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.5620640516281128},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5113303065299988},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48022159934043884},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4277774393558502},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22831711173057556},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.05152919888496399}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8729815483093262},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.841283917427063},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.7947560548782349},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6777589917182922},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.6447429656982422},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5735951662063599},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.5620640516281128},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5113303065299988},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48022159934043884},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4277774393558502},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22831711173057556},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.05152919888496399},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2014.6934070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2014.6934070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1547869059","https://openalex.org/W1988578687","https://openalex.org/W2124072653","https://openalex.org/W2131484509","https://openalex.org/W2143232235","https://openalex.org/W2742516457","https://openalex.org/W2799067801","https://openalex.org/W4298160764","https://openalex.org/W6750391332"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2043438372"],"abstract_inverted_index":{"A":[0,17,91],"new":[1],"technique":[2],"for":[3],"the":[4,10,33,40,46,59,65,79,85],"stabilization":[5],"of":[6,12,19,35,71],"local":[7,60,101],"oscillators":[8],"by":[9,84],"way":[11],"frequency":[13,29],"synthesis":[14],"is":[15,82,96],"presented.":[16],"combination":[18],"both":[20],"a":[21,24,27],"PLL":[22,36,74],"and":[23,64],"DLL":[25,42,86],"in":[26],"novel":[28],"synthesizer":[30,49,66],"architecture":[31],"overcomes":[32],"drawback":[34],"stability,":[37],"while":[38,78],"avoiding":[39],"classical":[41],"out-of-band":[43],"spurious.":[44],"Therefore,":[45],"Mixed":[47],"P/DLL":[48],"can":[50,56],"exhibit":[51],"very":[52],"wideband":[53],"and,":[54],"consequently,":[55],"dramatically":[57],"reduce":[58],"oscillator":[61,102],"phase":[62],"noise":[63],"settling":[67,108],"time.":[68],"Dynamic":[69],"performances":[70],"an":[72],"unstable":[73],"are":[75],"then":[76],"observed,":[77],"system":[80],"stability":[81],"guaranteed":[83],"first":[87],"order":[88],"loop":[89],"behavior.":[90],"130nm":[92],"CMOS":[93],"experimental":[94],"demonstrator":[95],"presented,":[97],"able":[98],"to":[99,105],"synthetize":[100],"form":[103],"1":[104],"3.5GHz,":[106],"with":[107],"time":[109],"as":[110,112],"low":[111],"1.2\u03bcs.":[113]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}