{"id":"https://openalex.org/W1966879461","doi":"https://doi.org/10.1109/newcas.2013.6573648","title":"A fast reliability-aware approach for analogue integrated circuits based on Pareto fronts","display_name":"A fast reliability-aware approach for analogue integrated circuits based on Pareto fronts","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W1966879461","doi":"https://doi.org/10.1109/newcas.2013.6573648","mag":"1966879461"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2013.6573648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052490965","display_name":"Hao Cai","orcid":"https://orcid.org/0000-0001-9251-0574"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Hao Cai","raw_affiliation_strings":["D\u00e9partement Communications et \u00c9lectronique, Institut Mines-T\u00e9l\u00e9com, LTCI-CNRS-UMR 5141, T\u00e9l\u00e9com-ParisTech, Paris, France","Dept. Commun. et Electron., Telecom ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement Communications et \u00c9lectronique, Institut Mines-T\u00e9l\u00e9com, LTCI-CNRS-UMR 5141, T\u00e9l\u00e9com-ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I205703379","https://openalex.org/I1294671590","https://openalex.org/I12356871"]},{"raw_affiliation_string":"Dept. Commun. et Electron., Telecom ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026820151","display_name":"Herv\u00e9 Petit","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Herve Petit","raw_affiliation_strings":["D\u00e9partement Communications et \u00c9lectronique, Institut Mines-T\u00e9l\u00e9com, LTCI-CNRS-UMR 5141, T\u00e9l\u00e9com-ParisTech, Paris, France","Dept. Commun. et Electron., Telecom ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement Communications et \u00c9lectronique, Institut Mines-T\u00e9l\u00e9com, LTCI-CNRS-UMR 5141, T\u00e9l\u00e9com-ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I205703379","https://openalex.org/I1294671590","https://openalex.org/I12356871"]},{"raw_affiliation_string":"Dept. Commun. et Electron., Telecom ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084528721","display_name":"J.-F. Naviner","orcid":"https://orcid.org/0000-0001-8445-9860"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Francois Naviner","raw_affiliation_strings":["D\u00e9partement Communications et \u00c9lectronique, Institut Mines-T\u00e9l\u00e9com, LTCI-CNRS-UMR 5141, T\u00e9l\u00e9com-ParisTech, Paris, France","Dept. Commun. et Electron., Telecom ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement Communications et \u00c9lectronique, Institut Mines-T\u00e9l\u00e9com, LTCI-CNRS-UMR 5141, T\u00e9l\u00e9com-ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I205703379","https://openalex.org/I1294671590","https://openalex.org/I12356871"]},{"raw_affiliation_string":"Dept. Commun. et Electron., Telecom ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052490965"],"corresponding_institution_ids":["https://openalex.org/I12356871","https://openalex.org/I1294671590","https://openalex.org/I205703379","https://openalex.org/I4210165912"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06851091,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11798","display_name":"Optimal Experimental Design Methods","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7114935517311096},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.6443769931793213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6114912033081055},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6068723201751709},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5378837585449219},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5305799841880798},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5061070322990417},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5008001327514648},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.48519423604011536},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.48506513237953186},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.4783767759799957},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4759271442890167},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47483617067337036},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45110005140304565},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.303921639919281},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24940812587738037},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1735517680644989},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13997283577919006},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12559789419174194},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12535786628723145},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10370182991027832}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7114935517311096},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.6443769931793213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6114912033081055},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6068723201751709},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5378837585449219},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5305799841880798},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5061070322990417},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5008001327514648},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.48519423604011536},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.48506513237953186},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.4783767759799957},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4759271442890167},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47483617067337036},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45110005140304565},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.303921639919281},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24940812587738037},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1735517680644989},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13997283577919006},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12559789419174194},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12535786628723145},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10370182991027832},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/newcas.2013.6573648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-02286777v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-02286777","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International NEWCAS Conference, Jun 2013, Paris, France","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1639032689","https://openalex.org/W2096259512","https://openalex.org/W2099835127","https://openalex.org/W2105214055","https://openalex.org/W2107073052","https://openalex.org/W2126105956","https://openalex.org/W2143166145","https://openalex.org/W2156194072","https://openalex.org/W3023540311","https://openalex.org/W3025698023","https://openalex.org/W6674975737","https://openalex.org/W6777698064"],"related_works":["https://openalex.org/W1970920853","https://openalex.org/W2099679924","https://openalex.org/W2738622559","https://openalex.org/W1977755957","https://openalex.org/W2115165828","https://openalex.org/W1982822282","https://openalex.org/W2076372184","https://openalex.org/W2142908374","https://openalex.org/W2068470721","https://openalex.org/W2843479960"],"abstract_inverted_index":{"Reliability":[0],"becomes":[1],"a":[2,38,79,114],"critical":[3],"challenge":[4],"in":[5,11,30],"analogue":[6],"integrated":[7],"circuits":[8],"(ICs)":[9],"design":[10,31],"deep":[12],"sub-micron":[13],"region.":[14],"In":[15,33],"order":[16],"to":[17,43,67,103,111,119],"manufacture":[18],"ICs":[19],"with":[20,78,84,113],"high":[21],"quality,":[22],"methodology":[23],"and":[24,50],"analysis":[25],"must":[26],"include":[27],"reliability":[28],"consideration":[29],"loop.":[32],"this":[34],"paper,":[35],"we":[36],"propose":[37],"new":[39],"statistical":[40],"reliability-aware":[41],"approach":[42,75],"evaluate":[44],"circuit":[45,72],"performance":[46],"under":[47],"ageing":[48],"effects":[49],"process":[51],"variations.":[52],"BSIM4":[53],"transistor":[54],"physical":[55],"parameters":[56],"are":[57],"investigated.":[58],"The":[59],"non-dominated":[60],"sorting-based":[61],"multi-objective":[62],"evolutionary":[63],"algorithms":[64],"is":[65,76,94,109],"used":[66],"find":[68],"the":[69,92],"worst-case":[70],"aged":[71],"performances.":[73],"This":[74],"studied":[77],"two":[80],"stage":[81],"Miller-operational-amplifier":[82],"(Op-Amp)":[83],"65nm":[85],"CMOS":[86],"technology.":[87],"Simulation":[88],"results":[89],"show":[90],"that":[91],"Op-Amp":[93],"HCI":[95],"non-sensitive":[96],"but":[97],"suffer":[98],"from":[99],"NBTI":[100],"degradation.":[101],"Compared":[102],"traditional":[104],"Monte-Carlo":[105],"method,":[106],"simulation":[107],"time":[108],"reduced":[110],"40%,":[112],"trade-off":[115],"of":[116],"only":[117],"0.05%":[118],"1.7%":[120],"accuracy":[121],"loss.":[122]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}