{"id":"https://openalex.org/W2041562777","doi":"https://doi.org/10.1109/newcas.2013.6573595","title":"Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters","display_name":"Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2041562777","doi":"https://doi.org/10.1109/newcas.2013.6573595","mag":"2041562777"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2013.6573595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008891938","display_name":"Przemyslaw Mroszczyk","orcid":"https://orcid.org/0000-0002-7586-1839"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Przemyslaw Mroszczyk","raw_affiliation_strings":["School of Electrical & Electronic Engineering, University of Manchester, Manchester, UK","Sch. of Electr. & Electron. Eng., Univ. of Manchester, Manchester, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Engineering, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Univ. of Manchester, Manchester, UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057658631","display_name":"Piotr Dudek","orcid":"https://orcid.org/0000-0002-6511-6165"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Piotr Dudek","raw_affiliation_strings":["School of Electrical & Electronic Engineering, University of Manchester, Manchester, UK","Sch. of Electr. & Electron. Eng., Univ. of Manchester, Manchester, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Engineering, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Univ. of Manchester, Manchester, UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008891938"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.0265,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76669163,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"395","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7407271265983582},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.6523123383522034},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5310143828392029},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5148729085922241},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4681181311607361},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4659145176410675},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4501965045928955},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4470337927341461},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3908454179763794},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14504662156105042},{"id":"https://openalex.org/keywords/medicine","display_name":"Medicine","score":0.0677584707736969}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7407271265983582},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.6523123383522034},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5310143828392029},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5148729085922241},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4681181311607361},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4659145176410675},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4501965045928955},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4470337927341461},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3908454179763794},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14504662156105042},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0677584707736969},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/newcas.2013.6573595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.700.1383","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.700.1383","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://personalpages.manchester.ac.uk/staff/p.dudek/papers/mroszczyk-newcas2013.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/6907060f-bf49-4b7c-9cfc-63ac0ee12210","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/6907060f-bf49-4b7c-9cfc-63ac0ee12210","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mroszczyk, P & Dudek, P 2013, Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters. in 11th IEEE International New Circuits and Systems Conference, NEWCAS 2013. 2013 IEEE 11th International New Circuits and Systems Conference, NEWCAS 2013, Paris, 1/07/13. https://doi.org/10.1109/NEWCAS.2013.6573595","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/6907060f-bf49-4b7c-9cfc-63ac0ee12210","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/tunable-cmos-delay-gate-with-reduced-impact-of-fabrication-mismatch-on-timing-parameters(6907060f-bf49-4b7c-9cfc-63ac0ee12210).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mroszczyk, P & Dudek, P 2013, Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters. in 11th IEEE International New Circuits and Systems Conference, NEWCAS 2013. 2013 IEEE 11th International New Circuits and Systems Conference, NEWCAS 2013, Paris, 1/07/13. https://doi.org/10.1109/NEWCAS.2013.6573595","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5099999904632568,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1939363929","display_name":null,"funder_award_id":"EP/H017453/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1986466967","https://openalex.org/W2062952706","https://openalex.org/W2081310042","https://openalex.org/W2132846136","https://openalex.org/W2133029626","https://openalex.org/W2140281076","https://openalex.org/W2140823559","https://openalex.org/W2143358961","https://openalex.org/W2170757311"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2170979950","https://openalex.org/W2572576974","https://openalex.org/W1900707063","https://openalex.org/W2769457990","https://openalex.org/W4281385583"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,21,47,56,59,63,77,83],"analysis":[4],"and":[5],"design":[6],"of":[7,29],"a":[8,37],"simple":[9],"one-stage":[10],"tunable":[11],"delay":[12,31,60],"gate":[13],"with":[14,20],"improved":[15],"matching":[16],"properties":[17],"as":[18,74],"compared":[19,75],"commonly":[22],"used":[23],"\u201ccurrent":[24],"starved":[25,80],"inverter\u201d.":[26],"The":[27],"operation":[28],"two":[30],"lines":[32],"employing":[33],"these":[34],"structures":[35],"in":[36],"standard":[38],"90":[39],"nm":[40],"CMOS":[41],"technology":[42],"was":[43],"verified":[44],"based":[45],"on":[46],"post":[48],"layout":[49],"mismatch":[50],"Monte":[51],"Carlo":[52],"simulations.":[53],"Accounting":[54],"for":[55],"fabrication":[57],"mismatch,":[58],"generated":[61],"by":[62],"proposed":[64],"\u201coutput-split":[65],"inverter\u201d":[66],"(OSI)":[67],"circuit":[68],"is":[69],"about":[70],"10-30%":[71],"more":[72],"accurate":[73],"to":[76],"conventional":[78],"current":[79],"inverter":[81],"occupying":[82],"same":[84],"chip":[85],"area.":[86]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":4}],"updated_date":"2026-04-19T08:26:33.389920","created_date":"2025-10-10T00:00:00"}