{"id":"https://openalex.org/W2079731396","doi":"https://doi.org/10.1109/newcas.2013.6573575","title":"Designing 3D tree-based FPGA: Interconnect optimization and thermal analysis","display_name":"Designing 3D tree-based FPGA: Interconnect optimization and thermal analysis","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2079731396","doi":"https://doi.org/10.1109/newcas.2013.6573575","mag":"2079731396"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2013.6573575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00873274","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vinod Pangracious","raw_affiliation_strings":["LIP6, University of Pierre and Marie Curie Paris, France","LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University of Pierre and Marie Curie Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, University of Pierre and Marie Curie Paris, France","LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University of Pierre and Marie Curie Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6, Univ. of Pierre & Marie Curie Paris, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018343323","display_name":"Zied Marakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marakchi","raw_affiliation_strings":["FlexRas Technologies, Paris, France","FlexRas Technol. Paris, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FlexRas Technologies, Paris, France","institution_ids":[]},{"raw_affiliation_string":"FlexRas Technol. Paris, Paris, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13309545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.781509280204773},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7673871517181396},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6271070241928101},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5260142087936401},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5210006833076477},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5097067356109619},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4969938099384308},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.48630890250205994},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4084143042564392},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3874664604663849},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2615535855293274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23769450187683105}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.781509280204773},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7673871517181396},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6271070241928101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5260142087936401},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5210006833076477},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5097067356109619},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4969938099384308},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.48630890250205994},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4084143042564392},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3874664604663849},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2615535855293274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23769450187683105},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/newcas.2013.6573575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.406.2716","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.406.2716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/87/32/74/PDF/newcas2013_vinod.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00873274v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873274","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"NEWCAS'13 - IEEE 11th International Conference on New Circuits and Systems, Jun 2013, Paris, France. pp.1-4, ⟨10.1109/NEWCAS.2013.6573575⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00873274v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873274","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"NEWCAS'13 - IEEE 11th International Conference on New Circuits and Systems, Jun 2013, Paris, France. pp.1-4, ⟨10.1109/NEWCAS.2013.6573575⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W68733363","https://openalex.org/W1581887721","https://openalex.org/W1830708738","https://openalex.org/W2005220526","https://openalex.org/W2005226599","https://openalex.org/W2047199967","https://openalex.org/W2089322412","https://openalex.org/W2101815940","https://openalex.org/W2132668926","https://openalex.org/W2139109474"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W1972641423","https://openalex.org/W2111241003","https://openalex.org/W611446063","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4200391368","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"The":[0,162],"CMOS":[1],"technology":[2,43],"scaling":[3],"has":[4,26],"greatly":[5],"improved":[6],"the":[7,19,33,63,83,104,131,142],"overall":[8],"performance":[9,20],"and":[10,24,80,98,118,126,181],"density":[11],"of":[12,106,147,173],"Field":[13],"Programmable":[14],"Gate":[15],"Array":[16],"(FPGA),":[17],"nonetheless":[18],"gap":[21],"between":[22],"FPGA":[23,132,168],"ASIC":[25],"remain":[27],"very":[28,138],"wide":[29],"mainly":[30],"due":[31],"to":[32,44,61,81,95,103,122,140],"programmable":[34,127],"interconnect":[35,78,117,179],"overhead.":[36],"Three-Dimensional":[37],"(3D)":[38],"integration":[39],"is":[40],"a":[41,50,72,90,152,170],"promising":[42],"reduce":[45],"wire":[46],"lengths.":[47],"We":[48,150],"present":[49],"3D":[51,107,148,155,166],"design":[52,105],"optimization":[53,120,157],"methodology":[54],"leveraged":[55],"on":[56,77],"Through":[57],"Silicon":[58],"Via":[59],"(TSVs)":[60],"re-distribute":[62],"Tree":[64],"interconnects":[65,97,128],"into":[66],"multiple":[67],"stacked":[68],"active":[69],"layers":[70],"using":[71],"tree-level":[73],"horizontal":[74],"break-point":[75],"based":[76,154],"delay":[79],"optimize":[82],"inter-layer":[84,145],"heat":[85],"dissipation.":[86],"Nonetheless":[87],"TSVs":[88,134],"require":[89],"significant":[91],"silicon":[92],"area":[93,119,180],"compared":[94],"planar":[96],"also":[99,136],"bring":[100],"critical":[101],"challenges":[102],"ICs.":[108,149],"In":[109],"this":[110],"paper":[111],"we":[112],"propose":[113,151],"an":[114],"architectural":[115],"level":[116],"solution":[121],"minimize":[123],"TSV":[124,153,174],"count":[125],"without":[129],"compromising":[130],"performance.":[133],"are":[135],"used":[137],"effectively":[139],"control":[141],"increase":[143],"in":[144,178,184],"temperature":[146],"thermal":[156],"model":[158],"for":[159],"Tree-based":[160,167],"FPGA.":[161],"experimental":[163],"results":[164],"from":[165],"shows":[169],"40%":[171],"reduction":[172,177,183],"count,":[175],"37%":[176],"28%":[182],"power":[185],"consumption.":[186]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}