{"id":"https://openalex.org/W2137132636","doi":"https://doi.org/10.1109/newcas.2013.6573573","title":"Standard CMOS voltage-mode QLUT using a clock boosting technique","display_name":"Standard CMOS voltage-mode QLUT using a clock boosting technique","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2137132636","doi":"https://doi.org/10.1109/newcas.2013.6573573","mag":"2137132636"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2013.6573573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053787279","display_name":"Diogo Brito","orcid":"https://orcid.org/0000-0001-5008-0334"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Diogo Brito","raw_affiliation_strings":["INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047549981","display_name":"Jorge Fernandes","orcid":"https://orcid.org/0000-0002-4916-5637"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge Fernandes","raw_affiliation_strings":["INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002334825","display_name":"Paulo Flores","orcid":"https://orcid.org/0000-0003-2970-3589"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Paulo Flores","raw_affiliation_strings":["INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039448613","display_name":"Jos\u00e9 Monteiro","orcid":"https://orcid.org/0000-0003-0603-2268"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jose Monteiro","raw_affiliation_strings":["INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID/Inst. Super. Tecnico, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053787279"],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.2365,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63167024,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7823073267936707},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7641509771347046},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.6513379812240601},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6400260925292969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6330972909927368},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5567267537117004},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5518985390663147},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5160710215568542},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.46370798349380493},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44821563363075256},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.430608868598938},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3544729948043823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2841905355453491},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25279057025909424}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7823073267936707},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7641509771347046},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.6513379812240601},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6400260925292969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6330972909927368},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5567267537117004},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5518985390663147},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5160710215568542},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.46370798349380493},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44821563363075256},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.430608868598938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3544729948043823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2841905355453491},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25279057025909424},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2013.6573573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2013.6573573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1535133964","https://openalex.org/W2025152094","https://openalex.org/W2118014020","https://openalex.org/W2137184006","https://openalex.org/W2170988181","https://openalex.org/W2200551602","https://openalex.org/W3149866969"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W4312888585","https://openalex.org/W2533938775"],"abstract_inverted_index":{"Interconnect":[0],"has":[1],"become":[2],"preponderant":[3],"in":[4],"many":[5],"aspects":[6],"of":[7,48,74,101],"digital":[8],"circuit":[9],"design,":[10],"namely":[11],"delay,":[12],"power":[13],"and":[14,40,84,111,116,129],"area.":[15],"This":[16],"effect":[17],"is":[18,25,122],"particularly":[19],"true":[20],"for":[21],"FPGAs,":[22],"where":[23],"interconnection":[24],"often":[26],"the":[27,46,72,107],"most":[28],"limiting":[29],"factor.":[30],"Multiple-valued":[31],"logic":[32,38],"allows":[33],"to":[34,89,124],"reduce":[35],"interconnections,":[36],"within":[37],"cells":[39],"between":[41],"them,":[42],"hence":[43],"effectively":[44],"mitigating":[45],"impact":[47],"interconnections.":[49],"In":[50],"this":[51],"paper":[52],"we":[53,96],"propose":[54],"a":[55,62,80,85,102],"new":[56],"look-up":[57,109],"table":[58,110],"structure":[59],"based":[60,105],"on":[61,106],"low-power":[63],"high-speed":[64],"quaternary":[65,69],"voltage-mode":[66],"device.":[67],"Our":[68],"implementation":[70],"overcomes":[71],"drawbacks":[73],"previously":[75],"proposed":[76],"techniques":[77],"by":[78],"using":[79],"standard":[81],"CMOS":[82],"technology":[83],"clock":[86],"boosting":[87],"technique":[88],"enhance":[90],"speed":[91],"without":[92],"increasing":[93],"consumption.":[94],"Moreover,":[95],"present":[97],"an":[98],"ASIC":[99],"prototype":[100,121],"full":[103],"adder":[104],"designed":[108,123],"experimental":[112],"results":[113],"are":[114],"obtained":[115],"compared":[117],"with":[118],"simulation.":[119],"The":[120],"work":[125],"at":[126],"100":[127],"MHz":[128],"it":[130],"consumes":[131],"128":[132],"\u03bcW.":[133]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}