{"id":"https://openalex.org/W2046697640","doi":"https://doi.org/10.1109/newcas.2012.6329062","title":"Fine-grained power-gating scheme of a nonvolatile logic-in-memory circuit for low-power motion-vector extraction","display_name":"Fine-grained power-gating scheme of a nonvolatile logic-in-memory circuit for low-power motion-vector extraction","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2046697640","doi":"https://doi.org/10.1109/newcas.2012.6329062","mag":"2046697640"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2012.6329062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6329062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058603709","display_name":"Magdalena Sihotang","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Magdalena Sihotang","raw_affiliation_strings":["Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577 Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":[]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577 Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113720176","display_name":"Shoun Matsunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]},{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shoun Matsunaga","raw_affiliation_strings":["Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan","Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577, Japan"],"affiliations":[{"raw_affiliation_string":"Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan","institution_ids":[]},{"raw_affiliation_string":"Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577, Japan","institution_ids":["https://openalex.org/I4210125833","https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communication, Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan","Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577 Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, Center for Spintronics Integrated Systems, University of Tohoku, Sendai, Japan","institution_ids":[]},{"raw_affiliation_string":"Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577 Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058603709"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1083876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"485","last_page":"488"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7136197090148926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6758554577827454},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5790736079216003},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5186933279037476},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5151346921920776},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5143247842788696},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49211305379867554},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46512389183044434},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4436204433441162},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4311453700065613},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.42047318816185},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40005677938461304},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3436453938484192},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.27827978134155273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22722241282463074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21044030785560608},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16803285479545593},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11090561747550964},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09744775295257568},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09550648927688599}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7136197090148926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6758554577827454},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5790736079216003},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5186933279037476},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5151346921920776},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5143247842788696},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49211305379867554},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46512389183044434},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4436204433441162},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4311453700065613},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42047318816185},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40005677938461304},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3436453938484192},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27827978134155273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22722241282463074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21044030785560608},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16803285479545593},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11090561747550964},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09744775295257568},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09550648927688599},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2012.6329062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6329062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7099999785423279,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2000557887","https://openalex.org/W2022691368","https://openalex.org/W2040775856","https://openalex.org/W2043698691","https://openalex.org/W2086839192","https://openalex.org/W2088797290","https://openalex.org/W2116768756","https://openalex.org/W2138670105","https://openalex.org/W2143482204","https://openalex.org/W3101746025"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2399345582","https://openalex.org/W2115614135","https://openalex.org/W2066518505","https://openalex.org/W2789662562","https://openalex.org/W2142702094","https://openalex.org/W2167525841","https://openalex.org/W4237548795","https://openalex.org/W2140883167","https://openalex.org/W2891550152"],"abstract_inverted_index":{"Data-transfer":[0],"localization":[1],"is":[2,22],"a":[3,35,60,69,106],"key":[4],"technique":[5,27],"to":[6,24,63,79,99],"solve":[7,64],"communication":[8],"bottleneck":[9],"between":[10],"memory":[11],"and":[12],"logic":[13],"modules":[14],"in":[15,34,101],"realizing":[16],"high-speed":[17],"VLSI":[18],"systems,":[19],"while":[20],"it":[21,78],"difficult":[23],"use":[25,84],"power-gating":[26,87],"because":[28],"volatile":[29],"storage":[30,55],"functions":[31,56],"are":[32,57],"distributed":[33,58],"CMOS":[36],"logic-circuit":[37,61],"plane,":[38,62],"which":[39],"causes":[40],"large":[41],"power":[42,90],"dissipation.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47,76],"utilize":[48],"nonvolatile":[49,54],"logic-in-memory":[50],"(NV-LIM)":[51],"architecture,":[52],"where":[53],"over":[59],"the":[65,73,83,93],"above":[66],"issues.":[67],"As":[68],"typical":[70],"example":[71],"of":[72,85,92,105],"NV-LIM":[74],"circuit,":[75],"apply":[77],"motion-vector":[80],"extraction.":[81],"By":[82],"fine-grained":[86],"technique,":[88],"total":[89],"dissipation":[91],"proposed":[94],"hardware":[95],"can":[96],"be":[97],"reduced":[98],"60%":[100],"comparison":[102],"with":[103],"that":[104],"conventional":[107],"CMOS-only-based":[108],"hardware.":[109]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}