{"id":"https://openalex.org/W1966187096","doi":"https://doi.org/10.1109/newcas.2012.6329037","title":"Ultra low leakage structures for logic circuits using symmetric and asymmetric FinFETs","display_name":"Ultra low leakage structures for logic circuits using symmetric and asymmetric FinFETs","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W1966187096","doi":"https://doi.org/10.1109/newcas.2012.6329037","mag":"1966187096"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2012.6329037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6329037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048277246","display_name":"Farid Moshgelani","orcid":"https://orcid.org/0000-0003-0658-3182"},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Farid Moshgelani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","[Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada]","institution_ids":["https://openalex.org/I51768193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002571587","display_name":"D. Al-Khalili","orcid":"https://orcid.org/0000-0002-0079-8417"},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Dhamin Al-Khalili","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","[Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada]","institution_ids":["https://openalex.org/I51768193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017920414","display_name":"C. Rozon","orcid":null},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Come Rozon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","[Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada]","institution_ids":["https://openalex.org/I51768193"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048277246"],"corresponding_institution_ids":["https://openalex.org/I51768193"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56041644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":null,"first_page":"385","last_page":"388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6669623255729675},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6262181401252747},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6217198967933655},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5632160902023315},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5253673791885376},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5152333378791809},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4823141098022461},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4212951064109802},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38305696845054626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3793058693408966},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3651261329650879},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.334988534450531},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2232019305229187}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6669623255729675},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6262181401252747},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6217198967933655},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5632160902023315},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5253673791885376},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5152333378791809},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4823141098022461},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4212951064109802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38305696845054626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3793058693408966},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3651261329650879},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.334988534450531},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2232019305229187},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2012.6329037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6329037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2096562756","https://openalex.org/W2105874609","https://openalex.org/W2123636681","https://openalex.org/W2130894801","https://openalex.org/W4251013638"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2580743037","https://openalex.org/W3023368799","https://openalex.org/W2114346412","https://openalex.org/W2159448561","https://openalex.org/W2167525841","https://openalex.org/W2137041830","https://openalex.org/W2152533674","https://openalex.org/W1900707063","https://openalex.org/W4250383491"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"FinFET":[3,35,155],"devices":[4,68,86,133],"are":[5,38,118,151],"analyzed":[6],"with":[7,69,84,96],"emphasis":[8],"on":[9,59,153],"sub-threshold":[10],"leakage":[11,79,88,114,141],"current":[12,80,89,115],"control.":[13],"This":[14],"is":[15],"achieved":[16],"through":[17,25],"proper":[18],"biasing":[19],"of":[20,27,94,100,144,160],"the":[21,32,63,75,87,129,158],"back":[22],"gate,":[23,107],"and":[24,44,53,81,116,122,142,146],"use":[26],"asymmetric":[28,54,85,132],"work":[29,55],"functions":[30],"for":[31,47],"four":[33],"terminal":[34],"devices.":[36],"We":[37],"also":[39],"examining":[40],"various":[41],"transistor":[42],"configurations":[43],"circuit":[45],"topologies":[46],"logic":[48,64],"gates":[49,65],"using":[50,66,110,157],"both":[51,113],"symmetric":[52,67,111],"function":[56],"transistors.":[57],"Based":[58],"extensive":[60],"characterization":[61],"data,":[62],"one":[70],"additional":[71,135],"supply":[72,136],"voltage":[73],"have":[74],"best":[76],"tradeoff":[77],"between":[78],"performance.":[82],"However,":[83],"drops":[90],"by":[91,120],"an":[92],"average":[93,138],"95%":[95],"degradation":[97],"in":[98,128,140],"delay":[99,117,143],"8%.":[101],"For":[102],"a":[103],"carry":[104],"generation":[105],"complex":[106],"our":[108],"configuration,":[109],"devices,":[112],"improved":[119],"35%":[121],"47%":[123],"respectively":[124],"compared":[125],"to":[126],"results":[127],"literature.":[130],"Using":[131],"without":[134],"achieves":[137],"improvements":[139],"81%":[145],"5%":[147],"respectively.":[148],"All":[149],"simulations":[150],"based":[152],"25nm":[154],"technology":[156],"University":[159],"Florida":[161],"UFDG":[162],"model.":[163]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}