{"id":"https://openalex.org/W2108655760","doi":"https://doi.org/10.1109/newcas.2012.6328999","title":"A high level mixed hardware/software modeling framework for rapid performance estimation","display_name":"A high level mixed hardware/software modeling framework for rapid performance estimation","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2108655760","doi":"https://doi.org/10.1109/newcas.2012.6328999","mag":"2108655760"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2012.6328999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6328999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057670688","display_name":"Joffrey Kriegel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]},{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Joffrey Kriegel","raw_affiliation_strings":["Thales Communications University of Nice Sophia-Antipolis, France","Thales Communications, University of Nice Sophia-Antipolis, France"],"affiliations":[{"raw_affiliation_string":"Thales Communications University of Nice Sophia-Antipolis, France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I4210140930"]},{"raw_affiliation_string":"Thales Communications, University of Nice Sophia-Antipolis, France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I4210140930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072198220","display_name":"Alain P\u00e9gatoquet","orcid":"https://orcid.org/0000-0001-9711-2209"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alain Pegatoquet","raw_affiliation_strings":["CNRS and University of Nice-Sophia Antipolis, Sophia-Antipolis, France","University of Nice Sophia Antipolis, France;"],"affiliations":[{"raw_affiliation_string":"CNRS and University of Nice-Sophia Antipolis, Sophia-Antipolis, France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"University of Nice Sophia Antipolis, France;","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059316155","display_name":"Michel Auguin","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Auguin","raw_affiliation_strings":["CNRS and University of Nice-Sophia Antipolis, Sophia-Antipolis, France","University of Nice Sophia Antipolis, France;"],"affiliations":[{"raw_affiliation_string":"CNRS and University of Nice-Sophia Antipolis, Sophia-Antipolis, France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"University of Nice Sophia Antipolis, France;","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113980834","display_name":"Florian Broekaert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florian Broekaert","raw_affiliation_strings":["Thales Communications S.A., Colombes, France","Thales-Communications, Colombes, France"],"affiliations":[{"raw_affiliation_string":"Thales Communications S.A., Colombes, France","institution_ids":["https://openalex.org/I4210140930"]},{"raw_affiliation_string":"Thales-Communications, Colombes, France","institution_ids":["https://openalex.org/I4210140930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057670688"],"corresponding_institution_ids":["https://openalex.org/I201841394","https://openalex.org/I4210140930"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68456061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"25","issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8143265247344971},{"id":"https://openalex.org/keywords/preemption","display_name":"Preemption","score":0.6658187508583069},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5977569222450256},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.580579400062561},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5573508143424988},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.5058647990226746},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4990673065185547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49493688344955444},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.441386342048645},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3977988362312317},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37478935718536377},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21790388226509094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8143265247344971},{"id":"https://openalex.org/C206952183","wikidata":"https://www.wikidata.org/wiki/Q1193100","display_name":"Preemption","level":2,"score":0.6658187508583069},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5977569222450256},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.580579400062561},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5573508143424988},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.5058647990226746},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4990673065185547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49493688344955444},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.441386342048645},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3977988362312317},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37478935718536377},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21790388226509094},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2012.6328999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6328999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W1686420892","https://openalex.org/W2032094184","https://openalex.org/W2065677538","https://openalex.org/W2113701790","https://openalex.org/W2141044042","https://openalex.org/W2146120183","https://openalex.org/W2150408604","https://openalex.org/W2157214313","https://openalex.org/W6631155369","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W3191866865","https://openalex.org/W840708677","https://openalex.org/W2361541374","https://openalex.org/W1439300391","https://openalex.org/W1970491116","https://openalex.org/W2888133284","https://openalex.org/W601696587","https://openalex.org/W2881508932","https://openalex.org/W2389216462","https://openalex.org/W3124087547"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"high":[4],"level":[5],"mixed":[6],"hardware/-software":[7],"modeling":[8],"framework":[9],"for":[10,23,55],"rapid":[11],"performance":[12,54],"estimation.":[13],"Our":[14],"approach":[15],"deals":[16],"with":[17],"both":[18],"mono-processor":[19],"and":[20,30],"multi-threaded":[21],"application":[22],"multi-core":[24],"processors.":[25],"Mechanisms":[26],"such":[27],"as":[28],"parallelism":[29],"preemption":[31],"are":[32],"handled":[33],"to":[34],"simulate":[35],"the":[36,40],"correct":[37],"behavior":[38],"of":[39,48,52],"architecture.":[41],"Obtained":[42],"results":[43],"show":[44],"an":[45],"error":[46],"margin":[47],"less":[49],"than":[50],"20%":[51],"estimation":[53],"several":[56],"applications":[57],"running":[58],"on":[59],"different":[60],"hardware":[61],"platforms.":[62]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}