{"id":"https://openalex.org/W2005576171","doi":"https://doi.org/10.1109/newcas.2012.6328997","title":"Systematic comparison of two low-voltage amplifiers using topology matching and performance constraints","display_name":"Systematic comparison of two low-voltage amplifiers using topology matching and performance constraints","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W2005576171","doi":"https://doi.org/10.1109/newcas.2012.6328997","mag":"2005576171"},"language":"en","primary_location":{"id":"doi:10.1109/newcas.2012.6328997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6328997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059519648","display_name":"Cristian Ferent","orcid":null},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]},{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cristian Ferent","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York, Stony Brook, Stony Brook, NY, USA","Department of Electrical and Computer Engineering, State University of New York at Stony Brook, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York, Stony Brook, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526","https://openalex.org/I1327163397"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York at Stony Brook, USA#TAB#","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Doboli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York, Stony Brook, Stony Brook, NY, USA","Department of Electrical and Computer Engineering, State University of New York at Stony Brook, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York, Stony Brook, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526","https://openalex.org/I1327163397"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York at Stony Brook, USA#TAB#","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059519648"],"corresponding_institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73294542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.6933529376983643},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6720288991928101},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6615157723426819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6533573865890503},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.611380398273468},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5535328388214111},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5266131162643433},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5027437210083008},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4919602572917938},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.45674365758895874},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4516080319881439},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44489988684654236},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33696144819259644},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20741799473762512},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19530221819877625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.176682710647583},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08022204041481018}],"concepts":[{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.6933529376983643},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6720288991928101},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6615157723426819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6533573865890503},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.611380398273468},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5535328388214111},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5266131162643433},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5027437210083008},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4919602572917938},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.45674365758895874},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4516080319881439},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44489988684654236},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33696144819259644},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20741799473762512},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19530221819877625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.176682710647583},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08022204041481018},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/newcas.2012.6328997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/newcas.2012.6328997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE International NEWCAS Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2033048318","https://openalex.org/W2096464083","https://openalex.org/W2107651130","https://openalex.org/W2121456807","https://openalex.org/W2131126928","https://openalex.org/W2141461755","https://openalex.org/W2142100952","https://openalex.org/W2148785438","https://openalex.org/W2150162792","https://openalex.org/W2159113012","https://openalex.org/W2476621207","https://openalex.org/W6658652077"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1561306903","https://openalex.org/W2563702065","https://openalex.org/W2117047105"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3],"comparison":[4,53],"of":[5,61],"two":[6,12],"low-voltage":[7],"amplifiers":[8],"using":[9],"a":[10],"systematic,":[11],"step":[13],"procedure:":[14],"(i)":[15],"automated":[16],"topological":[17],"matching":[18],"highlighting":[19],"common":[20],"and":[21,26,29,33,43,59,71],"different":[22],"signal":[23],"path":[24],"structures":[25],"symbolic":[27],"expressions":[28],"(ii)":[30],"constraint":[31],"extraction":[32],"analysis":[34],"illustrating":[35],"how":[36],"dissimilarities":[37],"between":[38],"circuits":[39],"impact":[40],"relevant":[41],"performance":[42],"showing":[44],"design":[45],"flexibility":[46],"with":[47],"respect":[48],"to":[49],"trade-offs.":[50],"The":[51],"obtained":[52],"is":[54],"important":[55],"for":[56,66,72],"understanding":[57],"benefits":[58],"limitations":[60],"unique":[62],"features":[63],"in":[64],"designs,":[65],"selecting":[67],"better":[68],"fitting":[69],"topologies,":[70],"analog":[73],"circuit":[74],"synthesis":[75],"tools.":[76]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}