{"id":"https://openalex.org/W2016306973","doi":"https://doi.org/10.1109/nems.2014.6908847","title":"A memristor-based LUT for FPGAs","display_name":"A memristor-based LUT for FPGAs","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2016306973","doi":"https://doi.org/10.1109/nems.2014.6908847","mag":"2016306973"},"language":"en","primary_location":{"id":"doi:10.1109/nems.2014.6908847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nems.2014.6908847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036971309","display_name":"Haider A. F. Almurib","orcid":"https://orcid.org/0000-0002-2768-134X"},"institutions":[{"id":"https://openalex.org/I155043079","display_name":"University of Nottingham Malaysia Campus","ror":"https://ror.org/04mz9mt17","country_code":"MY","type":"education","lineage":["https://openalex.org/I142263535","https://openalex.org/I155043079"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Haider A.F. Almurib","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, The University of Nottingham, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, The University of Nottingham, Malaysia","institution_ids":["https://openalex.org/I155043079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022381918","display_name":"T. Nandha Kumar","orcid":"https://orcid.org/0000-0002-5033-3095"},"institutions":[{"id":"https://openalex.org/I155043079","display_name":"University of Nottingham Malaysia Campus","ror":"https://ror.org/04mz9mt17","country_code":"MY","type":"education","lineage":["https://openalex.org/I142263535","https://openalex.org/I155043079"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"T. Nandha Kumar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, The University of Nottingham, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, The University of Nottingham, Malaysia","institution_ids":["https://openalex.org/I155043079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fabrizio Lombardi","raw_affiliation_strings":["Department of ECE, Northeastern University, Boston, MA, USA","Dept of ECE, Northeastern University, Boston, MA 02115, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept of ECE, Northeastern University, Boston, MA 02115, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7035,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.86047273,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"448","last_page":"453"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8352843523025513},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7697502374649048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7278963327407837},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.642551839351654},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5709070563316345},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5199571847915649},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4661463797092438},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42240995168685913},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3879237771034241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3548462688922882},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3024609088897705},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16046661138534546},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12620043754577637}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8352843523025513},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7697502374649048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7278963327407837},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.642551839351654},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5709070563316345},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5199571847915649},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4661463797092438},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42240995168685913},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3879237771034241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3548462688922882},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3024609088897705},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16046661138534546},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12620043754577637},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nems.2014.6908847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nems.2014.6908847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2019784047","https://openalex.org/W2050613984","https://openalex.org/W2059323493","https://openalex.org/W2061324695","https://openalex.org/W2064130332","https://openalex.org/W2096081335","https://openalex.org/W2102255233","https://openalex.org/W2106343578","https://openalex.org/W2112181056","https://openalex.org/W2120452158","https://openalex.org/W2139580250","https://openalex.org/W2142982249","https://openalex.org/W2162651880","https://openalex.org/W2603064927","https://openalex.org/W6666523215","https://openalex.org/W6674342563","https://openalex.org/W6675347859","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W2120538654","https://openalex.org/W2058541779","https://openalex.org/W1632369502","https://openalex.org/W2971786152","https://openalex.org/W2288945810","https://openalex.org/W1980639873","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2374017528"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,54,79],"memristor-based":[4,157],"Look-Up":[5],"Table":[6],"(LUT)":[7],"for":[8,21,44,58,83,93,164],"FPGAs.":[9,165],"The":[10,63,108],"proposed":[11,31,68,109,148],"memory":[12],"utilizes":[13],"memristors":[14],"as":[15,128],"storage":[16],"elements":[17],"and":[18,25,48,76,78,100,115,139],"NMOS":[19],"transistors":[20],"selection.":[22],"New":[23],"WRITE":[24,40,64],"READ":[26,60,85,101],"operations":[27],"are":[28,119],"proposed;":[29],"the":[30,39,46,59,67,84,95,133,147,161],"LUT":[32,110,137],"requires":[33,53,70],"no":[34],"additional":[35],"circuit":[36],"to":[37,105,123],"handle":[38],"1":[41],"(0)":[42],"operation":[43,65],"both":[45,94],"word":[47],"bit":[49],"lines.":[50],"Also,":[51],"it":[52],"RESTORE":[55,80],"pulse":[56,81,135],"only":[57,82],"0":[61,86],"operation.":[62],"of":[66,91,97,132],"method":[69],"three":[71],"power":[72,98],"lines":[73,99],"(+Vdd,":[74],"-Vdd":[75],"Gnd)":[77],"operation,":[87],"thus":[88],"accomplishing":[89],"savings":[90],"25%":[92],"number":[96],"time":[102],"when":[103],"compared":[104,153],"previous":[106],"methods.":[107],"is":[111],"simulated":[112],"using":[113],"LTSPICE":[114],"extensive":[116],"simulation":[117],"results":[118,144],"presented":[120],"with":[121,154],"respect":[122],"different":[124],"operational":[125],"features,":[126],"such":[127],"normalized":[129],"state":[130],"parameter":[131],"memristance,":[134],"width,":[136],"size":[138],"MOSFET":[140],"feature":[141],"size.":[142],"These":[143],"show":[145],"that":[146],"scheme":[149],"offers":[150],"superior":[151],"performance":[152],"other":[155],"existing":[156],"schemes":[158],"found":[159],"in":[160],"technical":[162],"literature":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}